전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF2129A 데이터시트(PDF) 41 Page - NXP Semiconductors

부품명 PCF2129A
상세설명  Integrated RTC, TCXO and quartz crystal
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF2129A 데이터시트(HTML) 41 Page - NXP Semiconductors

Back Button PCF2129A Datasheet HTML 37Page - NXP Semiconductors PCF2129A Datasheet HTML 38Page - NXP Semiconductors PCF2129A Datasheet HTML 39Page - NXP Semiconductors PCF2129A Datasheet HTML 40Page - NXP Semiconductors PCF2129A Datasheet HTML 41Page - NXP Semiconductors PCF2129A Datasheet HTML 42Page - NXP Semiconductors PCF2129A Datasheet HTML 43Page - NXP Semiconductors PCF2129A Datasheet HTML 44Page - NXP Semiconductors PCF2129A Datasheet HTML 45Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 69 page
background image
PCF2129A_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 02 — 7 May 2010
41 of 69
NXP Semiconductors
PCF2129A
Integrated RTC, TCXO and quartz crystal
The interrupt is cleared when the flag WDTF is reset. WDTF is a read only bit and cannot
be cleared by using the interface. Instructions for clearing it can be found in
Section 8.10.5.
8.12.4 Alarm interrupts
Generation of interrupts from the alarm function is controlled via the bit AIE (register
Control_2). If AIE is enabled, the INT pin will follow the status of bit AF (register
Control_2). Clearing AF will immediately clear INT. No pulse generation is possible for
alarm interrupts.
8.12.5 Timestamp interrupts
Interrupt generation from the timestamp function is controlled using the TSIE bit (register
Control_2). If TSIE is enabled the INT pin follows the status of the flags TSFx. Clearing
the flags TSFx immediately clears INT. No pulse generation is possible for timestamp
interrupts.
8.12.6 Battery switch-over interrupts
Generation of interrupts from the battery switch-over is controlled via the BIE bit (register
Control_3). If BIE is enabled, the INT pin follows the status of bit BF in register Control_3
(see Table 44). Clearing BF immediately clears INT. No pulse generation is possible for
battery switch-over interrupts.
8.12.7 Battery low detection interrupts
Generation of interrupts from the battery low detection is controlled via the BLIE bit
(register Control_3). If BLIE is enabled the INT pin will follow the status of bit BLF (register
Control_3). The interrupt is cleared when the battery is replaced (BLF is logic 0) or when
bit BLIE is disabled (BLIE is logic 0). BLF is read only and therefore cannot be cleared via
the interface.
Example where only the minute alarm is used and no other interrupts are enabled.
Fig 23. AF timing diagram
001aaf910
44
45
minute counter
minute alarm
AF
INT
SCL
instruction
45
CLEAR INSTRUCTION
8th clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com