전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8563 데이터시트(PDF) 9 Page - NXP Semiconductors

부품명 PCF8563
상세설명  Real-time clock/calendar
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8563 데이터시트(HTML) 9 Page - NXP Semiconductors

Back Button PCF8563 Datasheet HTML 5Page - NXP Semiconductors PCF8563 Datasheet HTML 6Page - NXP Semiconductors PCF8563 Datasheet HTML 7Page - NXP Semiconductors PCF8563 Datasheet HTML 8Page - NXP Semiconductors PCF8563 Datasheet HTML 9Page - NXP Semiconductors PCF8563 Datasheet HTML 10Page - NXP Semiconductors PCF8563 Datasheet HTML 11Page - NXP Semiconductors PCF8563 Datasheet HTML 12Page - NXP Semiconductors PCF8563 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 45 page
background image
PCF8563
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 9 — 16 June 2011
9 of 45
NXP Semiconductors
PCF8563
Real-time clock/calendar
8.4 Time and date registers
The majority of the registers are coded in the BCD format to simplify application use.
8.4.1 Register VL_seconds
[1]
Start-up value.
8.4.1.1
Voltage-low detector and clock monitor
The PCF8563 has an on-chip voltage-low detector (see Figure 7). When VDD drops below
Vlow, bit VL in the VL_seconds register is set to indicate that the integrity of the clock
information is no longer guaranteed. The VL flag can only be cleared by using the
interface.
Table 8.
VL_seconds - seconds and clock integrity status register (address 02h) bit
description
Bit
Symbol
Value
Place value Description
7
VL
0
-
clock integrity is guaranteed
1[1]
-
integrity of the clock information is not guaranteed
6 to 4 SECONDS 0 to 5
ten’s place
actual seconds coded in BCD format, see Table 9
3 to 0
0 to 9
unit place
Table 9.
Seconds coded in BCD format
Seconds value
(decimal)
Upper-digit (ten’s place)
Digit (unit place)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
00
000
0000
01
000
0001
02
000
0010
:
:::
::::
09
000
1001
10
001
0000
:
:::
::::
58
101
1000
59
101
1001
Fig 7.
Voltage-low detection
VL set
normal power
operation
period of battery
operation
t
VDD
Vlow
mgr887



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com