| 전자부품 데이터시트 검색엔진 |
|
PCF8564A 데이터시트(PDF) 4 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8564A 데이터시트(HTML) 4 Page - NXP Semiconductors |
|
4 / 45 page ![]() PCF8564A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 02 — 30 September 2010 4 of 45 NXP Semiconductors PCF8564A Real time clock and calendar 7. Pinning information 7.1 Pinning 7.2 Pin description [1] The substrate (rear side of the die) is wired to VSS but should not be electrically contacted. Viewed from pad side. For mechanical details, see Figure 27. Viewed from bump side. For mechanical details, see Figure 28. Fig 2. Pinning diagram of PCF8564AU Fig 3. Pinning diagram of PCF8564ACX9 1 2 3 4 5 6 7 8 9 x y PCF8564AU 013aaa032 OSCI OSCO INT SDA CLKOUT VDD CLKOE SCL VSS 0,0 1 2 3 4 5 6 7 8 9 0,0 x y PCF8564ACX 013aaa033 OSCI OSCO INT VSS SCL SDA CLKOUT VDD CLKOE Table 3. Pin description Symbol Pin Description OSCI 1 oscillator input OSCO 2 oscillator output INT 3 interrupt output, open-drain, active LOW VSS 4 ground[1] SDA 5 serial data input and output SCL 6 serial clock input CLKOUT 7 clock output, push-pull VDD 8 supply voltage CLKOE 9 CLKOUT output enable |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |