L6228Q datasheet(20/32 Pages) STMICROELECTRONICS

20 / 32 page

Circuit description

L6228Q

20/32

Doc ID 14321 Rev 4

Figure 21.

Overcurrent protection simplified schematic

Figure 22 shows the overcurrent detection operation. The disable time tDISABLE before

recovering normal operation can be easily programmed by means of the accurate

thresholds of the logic inputs. It is affected whether by CEN and REN values and its

magnitude is reported in Figure 23. The delay time tDELAY before turning off the bridge when

an overcurrent has been detected depends only by CEN value. Its magnitude is reported in

Figure 24.

CEN is also used for providing immunity to pin EN against fast transient noises. Therefore

the value of CEN should be chosen as big as possible according to the maximum tolerable

delay time and the REN value should be chosen according to the desired disable time.

The resistor REN should be chosen in the range from 2.2 kΩ to 180 kΩ. Recommended

values for REN and CEN are respectively 100 kΩ and 5.6 nF that allow obtaining 200 μs

disable time.

OVER TEMPERATURE

IREF

(I1A+I2A) / n

I1A / n

POWER SENSE

1 cell

POWER SENSE

1 cell

POWER DMOS

n cells

POWER DMOS

n cells

HIGH SIDE DMOSs OF

THE BRIDGE A

OUT1A

OUT2A

VSA

I1A

I2A

I2A / n

FROM THE

BRIDGE B

OCD

COMPARATOR

OCD

COMPARATOR

TO GATE

LOGIC

INTERNAL

OPEN-DRAIN

RDS(ON)

Ω TYP.

CEN.

REN.EN

VDD

μC or LOGIC

D01IN1337

L6228Q 데이터시트(PDF) 20 Page - STMicroelectronics

L6228Q 데이터시트(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

데이터시트 다운로드

링크 URL