| 전자부품 데이터시트 검색엔진 |
|
L6726ATR 데이터시트(PDF) 14 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6726ATR 데이터시트(HTML) 14 Page - STMicroelectronics |
|
14 / 35 page ![]() Protections L6726A 14/35 Doc ID 12754 Rev 4 Figure 6. OC threshold setting procedure timings (top) and waveforms (bottom) 7.3 Undervoltage lock out In order to avoid anomalous behaviors of the device when the supply voltage is too low to support its internal rails, UVLO is provided: the device will start up when VCC reaches UVLO upper threshold and will shutdown when VCC drops below UVLO lower threshold. The 4.1 V maximum UVLO upper threshold allows L6726A to be supplied from 5 V and 12 V busses in or-ing diode configuration. Figure 7. OCP trip, default threshold, LS: STD38NH02L (left) UVLO turn off (right) VCC Enable Th COMP 700mV LGATE PWM ramp bottom edge UVLO Th R OCSET not connected Setting Procedure VCC Enable Th COMP 700mV LGATE PWM ramp bottom edge UVLO Th 5.5ms - 6.5ms R OCSET connected Setting Procedure t DELAY t DELAY |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |