L6727 datasheet(16/34 Pages) STMICROELECTRONICS

16 / 34 page

Application details

L6727

16/34

Doc ID 12933 Rev 4

Compensation goal is to close the control loop assuring high DC regulation accuracy, good

dynamic performances and stability. To achieve this, the overall loop needs high DC gain,

high bandwidth and good phase margin.

High DC gain is achieved giving an integrator shape to compensation network transfer

function. Loop bandwidth (F0dB) can be fixed choosing the right RF/RFB ratio, however, for

stability, it should not exceed FSW/2π. To achieve a good phase margin, the control loop gain

has to cross 0dB axis with -20 dB/decade slope.

As an example, Figure 7 shows an asymptotic bode plot of a type III compensation.

Figure 7.

Example of type III compensation.

●

Open loop converter singularities:

●

Compensation Network singularities frequencies:

Gain

[dB]

Log (Freq)

0dB

open loop

EA gain

closed

loop gain

compensation

gain

open loop

converter gain

ESR

Z1 FZ2

20log (R

F/RFB)

20log (V

IN/ΔVOSC)

0dB

π LC

OUT

⋅

----------------------------------

ESR

π C

OUT

ESR

⋅⋅

--------------------------------------------

π R

⋅⋅

------------------------------

π R

() C

⋅⋅

-----------------------------------------------------

π R

⋅

---------------------

⎝⎠

⎛⎞

⋅⋅

--------------------------------------------------

π R

⋅⋅

-------------------------------

L6727 데이터시트(PDF) 16 Page - STMicroelectronics

L6727 데이터시트(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

데이터시트 다운로드

링크 URL