| 전자부품 데이터시트 검색엔진 |
|
DS1321 데이터시트(PDF) 3 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS1321 데이터시트(HTML) 3 Page - Dallas Semiconductor |
|
3 / 12 page ![]() DS1321 3 of 12 MEMORY CONFIGURATIONS The DS1321 can be configured via the MODE pin for three different arrangements of the four attached SRAMs. The state of the MODE pin is latched at VCCI = VCCTP on power up. See Figure 1 for details. MEMORY CONFIGURATIONS Figure 1 MODE = GND (4 BANKS WITH 1 SRAM EACH): MODE = VCCO (2 BANKS WITH 2 SRAM EACH): MODE FLOATING (1 BANK WITH 4 SRAMs): |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |