| 전자부품 데이터시트 검색엔진 |
|
ISO7420FE 데이터시트(PDF) 6 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ISO7420FE 데이터시트(HTML) 6 Page - Texas Instruments |
|
6 / 25 page ![]() ISO7420E, ISO7420FE, ISO7420FCC ISO7421E, ISO7421FE, ISO7421FCC SLLSE45D – DECEMBER 2010 – REVISED DECEMBER 2011 www.ti.com ELECTRICAL CHARACTERISTICS VCC1 = 3.3V ± 10%, VCC2 = 5V ± 10%, TA = -40°C to 125°C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT ISO7421x (3.3V side) VCC1 – 0.4 3 IOH = –4 mA; see Figure 1. ISO7420x/7421x (5V side) VCC2 – 0.8 4.6 VOH High-level output voltage V ISO7421x (3.3V side) VCC1 – 0.1 3.3 IOH = –20 μA; see Figure 1 ISO7420x/7421x (5V side) VCC2 – 0.1 5 IOL = 4 mA; see Figure 1. 0.2 0.4 VOL Low-level output voltage V IOL = 20 μA; see Figure 1. 0 0.1 VI(HYS) Input threshold voltage hysteresis 400 mV IIH High-level input current 10 μA INx at 0 V or VCC IIL Low-level input current –10 μA CMTI Common-mode transient immunity VI = VCC or 0 V; see Figure 3. 25 50 kV/ μs SUPPLY CURRENT (All inputs switching with square wave clock signal for dynamic ICC measurement) ISO7420x ICC1 0.2 0.4 DC Input: VI = VCC or 0 V, DC to 1 Mbps AC Input: CL = 15pF ICC2 3.4 5 ICC1 0.4 0.6 10 Mbps ICC2 4.5 6 Supply current for VCC1 and VCC2 mA ICC1 0.6 0.9 25 Mbps CL = 15pF ICC2 6.2 8 ICC1 1 1.3 50 Mbps ICC2 9 12 ISO7421x ICC1 1.8 2.8 DC Input: VI = VCC or 0 V, DC to 1 Mbps AC Input: CL = 15pF ICC2 2.3 3.6 ICC1 2.2 3.2 10 Mbps ICC2 2.9 4.5 Supply current for VCC2 and VCC2 mA ICC1 2.8 4.1 25 Mbps CL = 15pF ICC2 4.3 6 ICC1 3.8 5.5 50 Mbps ICC2 6 8.5 SWITCHING CHARACTERISTICS VCC1 = 3.3V ± 10%, VCC2 = 5V ± 10%, TA = -40°C to 125°C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT ISO7420x 7.5 12 E-grade tPLH, tPHL Propagation delay time ISO7421x 7.5 14 ns CC-grade See Figure 1. 18.5 32 ISO7420x 0.7 3 PWD(1) Pulse width distortion |tPHL – tPLH| ns ISO7421x 0.7 3.6 ISO7420x 0.5 1.5 tsk(o) (2) Channel-to-channel output skew time ns ISO7421x 0.5 3 ISO7420x 4.6 tsk(pp) (3) Part-to-part skew time ns ISO7421x 8.5 tr Output signal rise time 1.7 ns See Figure 1. tf Output signal fall time 1.6 ns tfs Fail-safe output delay time from input power loss See Figure 2. 6 μs (1) Also known as pulse skew. (2) tsk(o) is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads. (3) tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads. 6 Submit Documentation Feedback Copyright © 2010–2011, Texas Instruments Incorporated Product Folder Link(s): ISO7420E ISO7420FE ISO7420FCC ISO7421E ISO7421FE ISO7421FCC |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |