전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS9LPRS464 데이터시트(PDF) 3 Page - Integrated Device Technology

부품명 ICS9LPRS464
상세설명  System Clock Chip for ATI RS/RD600 series chipsets using AMD CPUs
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  IDT [Integrated Device Technology]
홈페이지  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS9LPRS464 데이터시트(HTML) 3 Page - Integrated Device Technology

  ICS9LPRS464 Datasheet HTML 1Page - Integrated Device Technology ICS9LPRS464 Datasheet HTML 2Page - Integrated Device Technology ICS9LPRS464 Datasheet HTML 3Page - Integrated Device Technology ICS9LPRS464 Datasheet HTML 4Page - Integrated Device Technology ICS9LPRS464 Datasheet HTML 5Page - Integrated Device Technology ICS9LPRS464 Datasheet HTML 6Page - Integrated Device Technology ICS9LPRS464 Datasheet HTML 7Page - Integrated Device Technology ICS9LPRS464 Datasheet HTML 8Page - Integrated Device Technology ICS9LPRS464 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 23 page
background image
3
ICS9LPRS464
System Clock Chip for ATI RS/RD600 series chipsets using AMD CPUss
IDTTM/ICSTM
System Clock Chip for ATI RS/RD600 series chipsets using AMD CPUs
1377A—04/07/08
Pin Description (Continued)
PIN #
PIN NAME
TYPE
DESCRIPTION
29
*CLKREQC#
IN
Programmable Clock Request pin for SRC/ATIG/SB_SRC outputs. If output is
selected for control, then that output is controlled as follows:
0 = Enabled, 1 = Tri-state
30
ATIG1C_LPR
OUT
Complementary clock of low-power differential push-pull PCI-Express pair with
integrated 33 ohm series resistor. (no 50ohm shunt resistor to GND needed)
31
ATIG1T_LPR
OUT
True clock of low-power differential push-pull PCI-Express pair with integrated
33 ohm series resistor. (no 50ohm shunt resistor to GND needed)
32
GNDATIG
GND
Ground pin for the ATIG outputs
33
VDDATIG
PWR
Power supply for ATIG core, nominal 3.3V
34
ATIG0C_LPR
OUT
Complementary clock of low-power differential push-pull PCI-Express pair with
integrated 33 ohm series resistor. (no 50ohm shunt resistor to GND needed)
35
ATIG0T_LPR
OUT
True clock of low-power differential push-pull PCI-Express pair with integrated
33 ohm series resistor. (no 50ohm shunt resistor to GND needed)
36
VDDSRC
PWR
Supply for SRC, 3.3V nominal
37
GNDSRC
GND
Ground pin for the SRC outputs
38
SRC0C_LPR
OUT
Complement clock of low power differential SRC clock pair with integrated 33
ohm series resistor. (no 50ohm shunt resistor to GND needed)
39
SRC0T_LPR
OUT
True clock of low power differential SRC clock pair with integrated 33 ohm series
resistor. (no 50ohm shunt resistor to GND needed)
40
NC
NC
No Connect
41
GNDA
GND
Ground for the Analog Core
42
VDDA
PWR
3.3V Power for the Analog Core
43
CPUKG1C_LPR
OUT
Complementary signal of low-power differential push-pull AMD K8 "Greyhound"
clock with integrated 33 ohm series resistor. (no 50ohm shunt resistor to GND
needed)
44
CPUKG1T_LPR
OUT
True signal of low-power differential push-pull AMD K8 "Greyhound" clock with
integrated 33 ohm series resistor. (no 50ohm shunt resistor to GND needed)
45
GNDCPU
GND
Ground pin for the CPU outputs
46
VDDCPU
PWR
Supply for CPU, 3.3V nominal
47
CPUKG0C_LPR
OUT
Complementary signal of low-power differential push-pull AMD K8 "Greyhound"
clock with integrated 33 ohm series resistor. (no 50ohm shunt resistor to GND
needed)
48
CPUKG0T_LPR
OUT
True signal of low-power differential push-pull AMD K8 "Greyhound" clock with
integrated 33 ohm series resistor. (no 50ohm shunt resistor to GND needed)
49
*CLKREQA#
IN
Programmable Clock Request pin for SRC/ATIG/SB_SRC outputs. If output is
selected for control, then that output is controlled as follows:
0 = Enabled, 1 = Tri-state
50
GNDHTT
PWR
Ground pin for the HTT outputs
51
HTTCLK0
OUT
3.3V single ended 66MHz hyper transport clock
52
VDDHTT
PWR
Supply for HTT clocks, nominal 3.3V.
53
**PD
IN
Enter /Exit Power Down.
1 = Power Down, 0 = normal operation.
54
FS2/REF2
I/O
Frequency select latch input pin/ 3.3V 14.318MHz reference clock
55
FS1/REF1
I/O
Frequency select latch input pin/ 3.3V 14.318MHz reference clock
56
FS0/REF0
I/O
Frequency select latch input pin/ 3.3V 14.318MHz reference clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com