전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7944 데이터시트(PDF) 9 Page - Analog Devices

부품명 AD7944
상세설명  1 nV/?숰z, Low Power, Rail-to-Rail Output Amplifiers
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7944 데이터시트(HTML) 9 Page - Analog Devices

Back Button AD7944 Datasheet HTML 5Page - Analog Devices AD7944 Datasheet HTML 6Page - Analog Devices AD7944 Datasheet HTML 7Page - Analog Devices AD7944 Datasheet HTML 8Page - Analog Devices AD7944 Datasheet HTML 9Page - Analog Devices AD7944 Datasheet HTML 10Page - Analog Devices AD7944 Datasheet HTML 11Page - Analog Devices AD7944 Datasheet HTML 12Page - Analog Devices AD7944 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
ADA4896-2/ADA4897-1
Rev. 0 | Page 9 of 28
ABSOLUTE MAXIMUM RATINGS
The quiescent power is the voltage between the supply pins (VS)
multiplied by the quiescent current (IS).
Table 6.
Parameter
Rating
Supply Voltage
11 V
Power Dissipation
See Figure 3
Common-Mode Input Voltage
−VS − 0.7 V to +VS + 0.7 V
Differential Input Voltage
±0.7 V
Storage Temperature Range
−65°C to +125°C
Operating Temperature Range
−40°C to +125°C
Lead Temperature (Soldering 10 sec)
300°C
Junction Temperature
150°C
PD = Quiescent Power + (Total Drive Power – Load Power)
()
L
2
OUT
L
OUT
S
S
S
D
R
V
–
R
V
2
V
I
V
P
⎟⎟
⎠
⎞
⎜⎜
⎝
⎛
×
+
×
=
RMS output voltages should be considered. If RL is referenced to
−VS, as in single-supply operation, the total drive power is VS ×
IOUT. If the rms signal levels are indeterminate, consider the
worst case, when VOUT = VS/4 for RL to midsupply.
() (
)
L
S
S
S
D
R
V
I
V
P
2
4
/
+
×
=
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
In single-supply operation with RL referenced to −VS, worst case
is VOUT = VS/2.
Airflow increases heat dissipation, effectively reducing θJA.
Also, more metal directly in contact with the package leads and
exposed paddle from metal traces, through holes, ground, and
power planes, reduces θJA.
THERMAL RESISTANCE
Figure 3 shows the maximum safe power dissipation in the
package vs. the ambient temperature for the dual 8-lead LFCSP
(61°C/W), the dual 8-lead MSOP (222°C/W), the single 8-lead
SOIC (133°C/W), and the single 6-lead SOT-23 (306°C/W) on a
JEDEC standard 4-layer board. θJA values are approximations.
θJA is specified for the worst-case conditions, that is, θJA is
specified for a device soldered in a circuit board for surface-
mount packages. Table 7 lists the θJA for the ADA4896-2/
ADA4897-1.
Table 7. Thermal Resistance
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
–45 –35 –25 –15 –5
5
15 25 35 45 55 65 75 85 95 105 115 125
AMBIENT TEMPERAURE (°C)
6-LEAD SOT-23
8-LEAD MSOP
8-LEAD SOIC
8-LEAD LFCSP
TJ = 150°C
Package Type
θJA
Unit
8-Lead Dual MSOP (ADA4896-2)
222
°C/W
8-Lead Dual LFCSP (ADA4896-2)
61
°C/W
8-Lead Single SOIC (ADA4897-1)
133
°C/W
6-Lead Single SOT-23 (ADA4897-1)
306
°C/W
MAXIMUM POWER DISSIPATION
The maximum safe power dissipation for the ADA4896-2/
ADA4897-1 is limited by the associated rise in junction
temperature (TJ) on the die. At approximately 150°C, which
is the glass transition temperature, the properties of the plastic
change. Even temporarily exceeding this temperature limit may
change the stresses that the package exerts on the die, perma-
nently shifting the parametric performance of the ADA4896-2/
ADA4897-1. Exceeding a junction temperature of 175°C for an
extended period of time can result in changes in silicon devices,
potentially causing degradation or loss of functionality. The
power dissipated in the package (PD) is the sum of the quiescent
power dissipation and the power dissipated in the die due to the
ADA4896-2/ADA4897-1 drive at the output.
Figure 3. Maximum Power Dissipation vs. Temperature for a 4-Layer Board
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com