SC401B datasheet(28/32 Pages) SEMTECH

28 / 32 page

SC401B

Applications Information (continued)

PCB Layout Guidelines

The optimum layout for the SC401B is shown in Figure 17.

This layout shows an integrated FET buck regulator with a

maximum current of 15A. The total PCB area is approxi-

mately 25 x 29 mm with single side components.

Critical Layout Guidelines

The following critical layout guidelines must be followed

to ensure proper performance of the device.

IC Decoupling capacitors

PGND plane

AGND island

FB, VOUT, and other analog control signals

BST, ILIM, and LX

IN and COUT placement and Current Loops

•

IC Decoupling Capacitors

A 1 μF capacitor must be located as close as pos-

sible to the IC and directly connected to pins 3

(VDD) and 4 (AGND).

Another 1 μF capacitor must be located as close

as possible to the IC and directly connected to

pins 3 (VDD) and PGND plane.

PGND Plane

PGND requires its own copper plane with no

other signal traces routed on it.

Copper planes, multiple vias and wide traces are

needed to connect PGND to input capacitors,

output capacitors, and the PGND pins on the IC.

The PGND copper area between the input

capacitors, output capacitors and PGND pins

must be as tight and compact as possible to

reduce the area of the PCB that is exposed to

noise due to current flow on this node.

•

VOUT Plane on top

and bottom layer

CIN

RFB2

RFB1

LX plane on top and

bottom layer

All components shown Top Side

AGND plane on

inner layer

VIN plane on

top and/or

bottom layer

RGND — AGND connects to

PGND close to IC

Pin 1 marking

IC with vias for

LX, AGND, VIN

COUT

PGND on inner

or bottom layer

Vout sense trace

on inner layer

VDD Decoupling Capacitor

Cer.

CIN

SP or

POSCAP

CTOP

PGND on top

layer

Figure 17 — PCB Layout

SC401B 데이터시트(PDF) 28 Page - Semtech Corporation

SC401B 데이터시트(HTML) 28 Page - Semtech Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

데이터시트 다운로드

링크 URL