| 전자부품 데이터시트 검색엔진 |
|
AD5664R 데이터시트(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5664R 데이터시트(HTML) 3 Page - Analog Devices |
|
3 / 36 page ![]() Data Sheet AD5750/AD5750-1/AD5750-2 Rev. D | Page 3 of 36 FUNCTIONAL BLOCK DIAGRAM CLEAR VSENSE+ VOUT VSENSE– REXT1 IOUT DVCC GND AVDD GND COMP1 COMP2 AD2/R1* AD1/R2* AD0/R3* AVSS CLRSEL HW SELECT VIN VREF SCLK/OUTEN* SDIN/R0* SYNC/RSET* SDO/VFAULT * INPUT SHIFT REGISTER AND CONTROL LOGIC STATUS REGISTER VOUT RANGE SCALING IOUT RANGE SCALING VOUT SHORT FAULT POWER- ON RESET FAULT/ TEMP* NC/IFAULT * OVERTEMP VOUT SHORT FAULT IOUT OPEN FAULT RESET RSET Vx** VSS VDD R2 R3 REXT2 IOUT OPEN FAULT AD5750/AD5750-1/AD5750-2 * DENOTES SHARED PIN. SOFTWARE MODE DENOTED BY REGULAR TEXT, HARDWARE MODE DENOTED BY ITALIC TEXT. FOR EXAMPLE, FOR FAULT/ TEMP PIN, IN SOFTWARE MODE, THIS PIN TAKES ON FAULT FUNCTION. IN HARDWARE MODE, THIS PIN TAKES ON TEMP FUNCTION. ** Vx IS AN INTERNAL BIAS VOLTAGE (CAN BE GROUND OR OTHER VOLTAGE) THAT IS USED TO GENERATE THE INTERNAL SENSE CURRENTS NEEDED FOR THE CURRENT OUTPUTS. Figure 1. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |