전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD9653 데이터시트(PDF) 12 Page - Analog Devices

부품명 AD9653
상세설명  Quad, 16-Bit, 125 MSPS, Serial LVDS 1.8 V
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9653 데이터시트(HTML) 12 Page - Analog Devices

Back Button AD9653 Datasheet HTML 8Page - Analog Devices AD9653 Datasheet HTML 9Page - Analog Devices AD9653 Datasheet HTML 10Page - Analog Devices AD9653 Datasheet HTML 11Page - Analog Devices AD9653 Datasheet HTML 12Page - Analog Devices AD9653 Datasheet HTML 13Page - Analog Devices AD9653 Datasheet HTML 14Page - Analog Devices AD9653 Datasheet HTML 15Page - Analog Devices AD9653 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 40 page
background image
AD9653
Data Sheet
Rev. 0 | Page 12 of 40
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 6. 48-Lead LFCSP Pin Configuration, Top View
Table 10. Pin Function Descriptions
Pin No.
Mnemonic
Description
0
AGND,
Exposed Pad
Analog Ground, Exposed Pad. The exposed thermal pad on the bottom of the package provides the
analog ground for the part. This exposed pad must be connected to ground for proper operation.
1
VIN+D
ADC D Analog Input True.
2
VIN−D
ADC D Analog Input Complement.
3, 4, 7, 34, 39, 45, 46
AVDD
1.8 V Analog Supply Pins.
5, 6
CLK−, CLK+
Differential Encode Clock. PECL, LVDS, or 1.8 V CMOS inputs.
8, 29
DRVDD
Digital Output Driver Supply.
9, 10
D1−D, D1+D
Channel D Digital Outputs.
11, 12
D0−D, D0+D
Channel D Digital Outputs.
13, 14
D1−C, D1+C
Channel C Digital Outputs.
15, 16
D0−C, D0+C
Channel C Digital Outputs.
17, 18
DCO−, DCO+
Data Clock Outputs.
19, 20
FCO−, FCO+
Frame Clock Outputs.
21, 22
D1−B, D1+B
Channel B Digital Outputs.
23, 24
D0−B, D0+B
Channel B Digital Outputs.
25, 26
D1−A, D1+A
Channel A Digital Outputs.
27, 28
D0−A, D0+A
Channel A Digital Outputs.
30
SCLK/DTP
SPI Clock Input/Digital Test Pattern.
31
SDIO/OLM
SPI Data Input and Output Bidirectional SPI Data/Output Lane Mode.
32
CSB
SPI Chip Select Bar. Active low enable; 30 kΩ internal pull-up.
33
PDWN
Digital Input, 30 kΩ Internal Pull-Down.
PDWN high = power-down device.
PDWN low = run device, normal operation.
35
VIN−A
ADC A Analog Input Complement.
36
VIN+A
ADC A Analog Input True.
37
VIN+B
ADC B Analog Input True.
38
VIN−B
ADC B Analog Input Complement.
40
RBIAS
Sets Analog Current Bias. Connect to 10 kΩ (1% tolerance) resistor to ground.
41
SENSE
Reference Mode Selection.
42
VREF
Voltage Reference Input and Output.
43
VCM
Analog Input Common-Mode Voltage.
1
2
3
VIN+A
VIN–A
AVDD
4
PDWN
5
CSB
6
SDIO/OLM
7
SCLK/DTP
25
D0+D
26
D0–D
27
D1+D
28
D1–D
29
DRVDD
30
AVDD
31
CLK+
32
CLK–
33
AVDD
34
AVDD
35
VIN–D
36
VIN+D
8
DRVDD
9
D0+A
10
D0–A
11
D1+A
12
D1–A
AD9653
TOP VIEW
(Not to Scale)
NOTES
1. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE
PACKAGE PROVIDES THE ANALOG GROUND FOR THE PART.
THIS EXPOSED PAD MUST BE CONNECTED TO GROUND FOR
PROPER OPERATION.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com