ADE7880ACPZ datasheet(94/104 Pages) AD

94 / 104 page

ADE7880

Data Sheet

Rev. A| Page 94 of 104

Bit

Mnemonic

Default Value

Description

MISMTCH

When this bit is set to 1, it enables an interrupt

when

ISUMLVL

INWV

ISUM

−

is greater than the value indicated in

ISUMLVL register.

22:21

Reserved

Reserved. These bits do not manage any functionality.

PKI

When this bit is set to 1, it enables an interrupt when the period used to detect the

peak value in the current channel has ended.

PKV

When this bit is set to 1, it enables an interrupt when the period used to detect the

peak value in the voltage channel has ended.

CRC

When this bit is set to 1, it enables an interrupt when the latest checksum value is

different from the checksum value computed when Run register was set to 1.

31:26

Reserved

000 0000

Reserved. These bits do not manage any functionality.

Table 40. PHSTATUS Register (Address 0xE600)

Bit

Mnemonic

Default Value

Description

2:0

Reserved

000

Reserved. These bits are always 0.

OIPHASE[0]

When this bit is set to 1, Phase A current generates Bit 17 (OI) in the STATUS1 register.

OIPHASE[1]

When this bit is set to 1, Phase B current generates Bit 17 (OI) in the STATUS1 register.

OIPHASE[2]

When this bit is set to 1, Phase C current generates Bit 17 (OI) in the STATUS1 register.

8:6

Reserved

000

Reserved. These bits are always 0.

OVPHASE[0]

When this bit is set to 1, Phase A voltage generates Bit 18 (OV) in the STATUS1 register.

OVPHASE[1]

When this bit is set to 1, Phase B voltage generates Bit 18 (OV) in the STATUS1 register.

OVPHASE[2]

When this bit is set to 1, Phase C voltage generates Bit 18 (OV) in the STATUS1 register.

VSPHASE[0]

0: Phase A voltage is above SAGLVL level for SAGCYC half line cycles

1: Phase A voltage is below SAGLVL level for SAGCYC half line cycles

When this bit is switches from 0 to 1 or from 1 to 0, the Phase A voltage generates Bit 16

(SAG) in the STATUS1 register.

VSPHASE[1]

0: Phase B voltage is above SAGLVL level for SAGCYC half line cycles

1: Phase B voltage is below SAGLVL level for SAGCYC half line cycles

When this bit is switches from 0 to 1 or from 1 to 0, the Phase B voltage generates Bit 16

(SAG) in the STATUS1 register.

VSPHASE[2]

0: Phase C voltage is above SAGLVL level for SAGCYC half line cycles

1: Phase C voltage is below SAGLVL level for SAGCYC half line cycles

When this bit is switches from 0 to 1 or from 1 to 0, the Phase C voltage generates Bit 16

(SAG) in the STATUS1 register.

Reserved

Reserved. This bit is always 0.

Table 41. PHNOLOAD Register (Address 0xE608)

Bit

Mnemonic

Default Value

Description

NLPHASE[0]

0: Phase A is out of no load condition determined by the Phase A total active power and

apparent power.

1: Phase A is in no load condition determined by phase A total active power and apparent

power. Bit set together with Bit 0 (NLOAD) in the STATUS1 register.

NLPHASE[1]

0: Phase B is out of no load condition determined by the Phase B total active power and

apparent power.

1: Phase B is in no load condition determined by the Phase B total active power and

apparent power. Bit set together with Bit 0 (NLOAD) in the STATUS1 register.

NLPHASE[2]

0: Phase C is out of no load condition determined by the Phase C total active power and

apparent power.

1: Phase C is in no load condition determined by the Phase C total active power and

apparent power. Bit set together with Bit 0 (NLOAD) in the STATUS1 register.

FNLPHASE[0]

0: Phase A is out of no load condition based on fundamental active/reactive powers.

1: Phase A is in no load condition based on fundamental active/reactive powers. This bit is

set together with Bit 1 (FNLOAD) in STATUS1.

ADE7880ACPZ 데이터시트(PDF) 94 Page - Analog Devices

ADE7880ACPZ 데이터시트(HTML) 94 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL