전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTM9012 데이터시트(PDF) 15 Page - Linear Technology

부품명 LTM9012
상세설명  Quad 14-Bit, 125Msps ADC with Integrated Drivers
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTM9012 데이터시트(HTML) 15 Page - Linear Technology

Back Button LTM9012 Datasheet HTML 11Page - Linear Technology LTM9012 Datasheet HTML 12Page - Linear Technology LTM9012 Datasheet HTML 13Page - Linear Technology LTM9012 Datasheet HTML 14Page - Linear Technology LTM9012 Datasheet HTML 15Page - Linear Technology LTM9012 Datasheet HTML 16Page - Linear Technology LTM9012 Datasheet HTML 17Page - Linear Technology LTM9012 Datasheet HTML 18Page - Linear Technology LTM9012 Datasheet HTML 19Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 28 page
background image
LTM9012
15
9012f
applicaTions inForMaTion
Figure 5. Sinusoidal Encode Drive
Figure 6. PECL or LVDS Encode Drive
Encode Input
The signal quality of the encode inputs strongly affects
the A/D noise performance. The encode inputs should be
treatedasanalogsignals—donotroutethemnexttodigital
traces on the circuit board. There are two modes of opera-
tion for the encode inputs: the differential encode mode
(Figure 3), and the single-ended encode mode (Figure 4).
Thedifferentialencodemodeisrecommendedforsinusoi-
dal, PECL, or LVDS encode inputs (Figure 5 and Figure 6).
The encode inputs are internally biased to 1.2V through
10k equivalent resistance. The encode inputs can be taken
Figure 3. Equivalent Encode Input Circuit
for Differential Encode Mode
Figure 4. Equivalent Encode Input Circuit
for Single-Ended Encode Mode
VDD
LTM9012
9012 F03
ENC–
ENC+
15k
VDD
DIFFERENTIAL
COMPARATOR
30k
30k
ENC+
ENC–
9012 F04
0V
1.8V TO 3.3V
LTM9012
CMOS LOGIC
BUFFER
50Ω
100Ω
0.1µF
0.1µF
0.1µF
T1
T1 = MA/COM ETC1-1-13
RESISTORS AND CAPACITORS
ARE 0402 PACKAGE SIZE
50Ω
LTM9012
9012 F05
ENC–
ENC+
ENC+
ENC–
PECL OR
LVDS
CLOCK
0.1µF
0.1µF
9012 F06
LTM9012
above VDD (up to 3.6V), and the common mode range is
from 1.1V to 1.6V. In the differential encode mode, ENC–
should stay at least 200mV above ground to avoid falsely
triggering the single-ended encode mode. For good jitter
performance ENC+ should have fast rise and fall times.
Thesingle-endedencodemodeshouldbeusedwithCMOS
encode inputs. To select this mode, ENC– is connected
to ground and ENC+ is driven with a square wave encode
input. ENC+ can be taken above VDD (up to 3.6V) so 1.8V
to3.3VCMOSlogiclevelscanbeused.TheENC+threshold
is 0.9V. For good jitter performance ENC+ should have fast
rise and fall times.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com