| 전자부품 데이터시트 검색엔진 |
|
F71869AD 데이터시트(PDF) 39 Page - Feature Integration Technology Inc. |
|
|
|||||||||||||||||||||||||||||
F71869AD 데이터시트(HTML) 39 Page - Feature Integration Technology Inc. |
|
39 / 156 page ![]() Oct., 2011 V0.19P 39 F71869A Figure 15 Timing on/off sequence 5.5 S3_Gate#, S3P5_Gate# and S0P5_Gate# Timing The F71869A provides three additional timing switching pins which are named as S3_Gate#, S3P5_Gate# and S0P5_Gate#. They can be applied in the certain applications about power switch which depends on the ACPI states. The detail timing can be referred in the following diagrams. The default timing of S0P5_Gate# in the S5 state is low, but it can be programmed high by the register 0x0AF6. S5 S3 S0 S5 S5# S3# PSON# ATXPWGD TIMING_1 TIMING_2 TIMING_3 TIMING_4 CPU_PWGD VDDOK_D400 S0 S3 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |