| 전자부품 데이터시트 검색엔진 |
|
MCIMX503CVM8B 데이터시트(PDF) 88 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MCIMX503CVM8B 데이터시트(HTML) 88 Page - Freescale Semiconductor, Inc |
|
88 / 134 page ![]() i.MX50 Applications Processors for Consumer Products, Rev. 2 88 Freescale Semiconductor Electrical Characteristics 4.9.9 SSI Timing Parameters This section describes the timing parameters of the SSI module. The connectivity of the serial synchronous interfaces are summarized in Table 64. NOTE • The terms WL and BL used in the timing diagrams and tables refer to Word Length (WL) and Bit Length (BL). • The SSI timing diagrams use generic signal names wherein the names used in the MCIMX50 Applications Processor Reference Manual (MCIMX50RM) are channel specific signal names. For example, a channel clock referenced in the IOMUXC chapter as AUD3_TXC appears in the timing diagram as TXC. Table 64. AUDMUX Port Allocation Port Signal Nomenclature Type and Access AUDMUX port 1 SSI 1 Internal AUDMUX port 2 SSI 2 Internal AUDMUX port 3 AUD3 External— AUD3 I/O AUDMUX port 4 AUD4 External—EIM or CSPI1 I/O through IOMUX AUDMUX port 5 AUD5 External—EIM or SD1 I/O through IOMUX AUDMUX port 6 AUD6 External—EIM or DISP2 through IOMUX |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |