| 전자부품 데이터시트 검색엔진 |
|
SL4029BN 데이터시트(PDF) 5 Page - System Logic Semiconductor |
|
|
|||||||||||||||||||||||||||||
SL4029BN 데이터시트(HTML) 5 Page - System Logic Semiconductor |
|
5 / 8 page ![]() SL4029B System Logic Semiconductor SLS TIMING REQUIREMENTS(C L=50pF, RL=200 k Ω, Input t r=tf=20 ns) VCC Guaranteed Limit Symbol Parameter V ≥-55°C 25 °C ≤125°C Unit tw Minimum Pulse Width, Clock (Figure 1) 5.0 10 15 180 90 60 180 90 60 360 180 120 ns tw Minimum Pulse Width, Preset Enable (Figure 1) 5.0 10 15 130 70 50 130 70 50 260 140 100 ns tsu * Minimum Setup Time, Clock to B/D or U/D (Figure 1) 5.0 10 15 340 140 100 340 140 100 680 280 200 ns trem * Minimum Removal Time, Preset Enable (Figure 1) 5.0 10 15 200 110 80 200 110 80 400 220 160 ns th ** Minimum Hold Time, Clock to Carry In (Figure 2) 5.0 10 15 50 30 25 50 30 25 100 60 50 ns tsu MinimumSetup Time, Carry In to Clock (Figure 1) 5.0 10 15 200 70 60 200 70 60 400 140 120 ns tr, tf ** Maximum Input Rise and Fall Times,Clock (Figure 2) 5.0 10 15 15 15 15 15 15 15 30 30 30 µs * From Up/Down, Binary/Decode, Carry In, or Preset Enable Control Inputs to Clock Edge. ** From Carry In to Clock Edge |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |