| 전자부품 데이터시트 검색엔진 |
|
TMS320DM6433 데이터시트(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM6433 데이터시트(HTML) 7 Page - Texas Instruments |
|
7 / 271 page ![]() TMS320DM6433 Digital Media Processor www.ti.com SPRS343C – NOVEMBER 2006 – REVISED JUNE 2008 Table 2-1. Characteristics of the DM6433 Processor HARDWARE FEATURES DM6433 DDR2 Memory Controller (16-/32-bit bus width) [1.8 V I/O] Asynchronous (8-bit bus width), Asynchronous EMIF [EMIFA] RAM, Flash, (8-bit NOR or 8-bit NAND) EDMA3 1 (64 independent channels, 8 QDMA channels) 2 64-bit General Purpose Timers (configurable as 2 64-bit or 4 32-bit) 1 64-bit Watch Dog UART 1 (with RTS and CTS flow control) Peripherals I2C 1 (Master/Slave) Not all peripherals pins McBSP 1 are available at the same time (For more detail, see McASP 1 (4 serailizers) the Device Configuration 10/100 Ethernet MAC (EMAC) with section). 1 Management Data Input/Output (MDIO) VLYNQ 1 General-Purpose Input/Output Port (GPIO) Up to 111 pins PWM 3 outputs HPI (16-bit) 1 PCI (32-bit), [33-MHz] 1 Configurable Video Port 1 Output (VPBE) Size (Bytes) 240KB RAM, 64KB ROM 32K-Byte (32KB) L1 Program (L1P) RAM/Cache (Cache up to 32KB) On-Chip Memory Organization 80KB L1 Data (L1D) RAM/Cache (Cache up to 32KB) 128KB Unified Mapped RAM/Cache (L2) 64KB Boot ROM Revision ID Register (MM_REVID.[15:0]) See the TMS320DM6437/35/33/31 Digital Media MegaModule Rev ID (address location: 0x0181 2000) Processor (DMP) [Silicon Revisions 1.1 and 1.0] Silicon Errata (literature number SPRZ250). CPU ID + CPU Rev ID Control Status Register (CSR.[31:16]) JTAGID register See Section 6.23.1, JTAG ID (JTAGID) Register JTAG BSDL_ID (address location: 0x01C4 0028) Description(s) 700 (-7) 660 (-Q6) CPU Frequency(1)(2) MHz 600 (-6/-L) 500 (-5/-Q5) 400 (-4/-Q4) 2.5 ns (-4/-Q4) 2 ns (-5/-Q5) Cycle Time(1)(2) ns 1.67 ns (-6/-L) 1.51 ns (-Q6) 1.43 ns (-7) 1.2 V (-7/ -6/-5/ -4/-L/-Q6/-Q5/-Q4) Core (V) Voltage 1.05 V (-7/-6/-5/-4/-L/-Q5) I/O (V) 1.8 V, 3.3 V MXI/CLKIN frequency multiplier PLL Options x1 (Bypass), x14 to x 30 (27 MHz reference) 16 x 16 mm, 0.8 mm pitch 361-Pin BGA (ZWT) BGA Package(s) 23 x 23 mm, 1.0 mm pitch 376-Pin BGA (ZDU) Process Technology µm 0.09 µm (1) Performance numbers assume core voltage is set to 1.2V (2) Applies to "tape and reel" part number counterparts as well. For more information, see Section 2.8, Device and Development-Support Tool Nomenclature. Submit Documentation Feedback Device Overview 7 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |