TNETX3190PGV datasheet(53/66 Pages) TI1

53 / 66 page

TNETX3190

ThunderSWITCH

™ 16/3 ETHERNET™ SWITCH

WITH 16 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS

SPWS046B – FEBRUARY 1998 – REVISED APRIL 1999

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

10-Mbit/s interface (ports 00–15)

timing requirements (see Notes 3 through 6 and Figure 13)†

NO.

MIN

MAX

UNIT

tc(THxCLK)

Cycle time, THxCLK

Tw(THxCLK)

Pulse duration, THxCLK high or low

tsu(THxSYNC)

Setup time, THxSYNC high before THxCLK

↓

tsu(THxCOL)

Setup time, THxCOL high before THxCLK

↑

tsu(THxCRS)

Setup time, THxCRS high before THxCLK

↑

tsu(THxLINK)

Setup time, THxLINK high before THxCLK

↑

tsu(THxRXD)

Setup time, THxRXD3–THxRXD0 valid before THxCLK

↑

tsu(THxRXDV)

Setup time, THxRXDV high before THxCLK

↑

th(THxSYNC)

Hold time, THxSYNC high after THxCLK

↓

th(THxCOL)

Hold time, THxCOL high after THxCLK

↑

th(THxCRS)

Hold time, THxCRS high after THxCLK

↑

th(THxLINK)

Hold time, THxLINK high after THxCLK

↑

th(THxRXD)

Hold time, THxRXD3–THxRXD0 valid after THxCLK

↑

th(THxRXV)

Hold time, THxRXDV high after THxCLK

↑

tr(THxCLK)

Rise time, THxCLK

tf(THxCLK)

Fall time, THxCLK

† THx = TH1 and TH2

NOTES:

3. The TNETE2008 must supply at least two THxSYNC pulses under normal conditions before driving valid data on the inputs to the

TNETX3190, or before expecting valid data on the outputs from the TNETX3190. This means that at least two full sequences must

be executed; only with the third THxSYNC pulse is valid data presented/expected.

4. At least two clocks must be driven before the deassertion of the system reset signal, and a minimum of two clocks must be driven

after the deassertion of the the system reset signal to ensure complete initialization of the internal circuitry of the TNETX3190 before

there is any valid activity across the interface.

5. For receive data, the TNETE2008 asserts the THxCOL signal during the appropriate slot time if it was asserted for any of the four

bits of data corresponding to that slot time.

6. For receive data, the TNETE2008 asserts the THxRXDV signal only if there are four valid bits of data in the nibble.

operating characteristics over recommended operating conditions (see Notes 3 through 6 and

Figure 13)†

NO.

PARAMETER

MIN

MAX

UNIT

td(THxEN)

Delay time, from THxCLK

↑ to THxTXEN↑

13.5

td(THxTXD)

Delay time, from THxCLK

↑ to THxTXD3–THxTXD0 valid

13.5

td(THxRENEG)

Delay time, from THxCLK

↑ to THxRENEG↓

13.5

td(THxTXEN)

Delay time, from THxCLK

↑ to THxTXEN↓

td(THxTXD)

Delay time, from THxCLK

↑ to THxTXD3–THxTXD0 invalid

td(THxRENEG)

Delay time, from THxCLK

↑ to THxRENEG↑

† THx = TH1 and TH2

NOTES:

3. The TNETE2008 must supply at least two THxSYNC pulses under normal conditions before driving valid data on the inputs to the

TNETX3190, or before expecting valid data on the outputs from the TNETX3190. This means that at least two full sequences must

be executed; only with the third THxSYNC pulse is valid data presented/expected.

4. At least two clocks must be driven before the deassertion of the system reset signal, and a minimum of two clocks must be driven

after the deassertion of the the system reset signal to ensure complete initialization of the internal circuitry of the TNETX3190 before

there is any valid activity across the interface.

5. For receive data, TNETE2008 asserts the THxCOL signal during the appropriate slot time if it was asserted for any of the four bits

of data corresponding to that slot time.

6. For receive data, the TNETE2008 asserts the THxRXDV signal only if there are four valid bits of data in the nibble.

TNETX3190PGV 데이터시트(PDF) 53 Page - Texas Instruments

TNETX3190PGV 데이터시트(HTML) 53 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

데이터시트 다운로드

링크 URL