전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TNETE100PM 데이터시트(PDF) 14 Page - Texas Instruments

부품명 TNETE100PM
상세설명  PCI ETHERNETE CONTROLLER WITH POWER MANAGEMENT SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETE100PM 데이터시트(HTML) 14 Page - Texas Instruments

Back Button TNETE100PM Datasheet HTML 10Page - Texas Instruments TNETE100PM Datasheet HTML 11Page - Texas Instruments TNETE100PM Datasheet HTML 12Page - Texas Instruments TNETE100PM Datasheet HTML 13Page - Texas Instruments TNETE100PM Datasheet HTML 14Page - Texas Instruments TNETE100PM Datasheet HTML 15Page - Texas Instruments TNETE100PM Datasheet HTML 16Page - Texas Instruments TNETE100PM Datasheet HTML 17Page - Texas Instruments TNETE100PM Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 27 page
background image
ThunderLAN
™ TNETE100PM
PCI ETHERNET
™ CONTROLLER WITH POWER MANAGEMENT
SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN
SPWS026 – OCTOBER 1996
14
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
electrical characteristics over recommended ranges of supply voltage (unless otherwise noted)
(logic pins)
PARAMETER
TEST CONDITIONS †
MIN
NOM
MAX
UNIT
VOH
High-level output voltage, TTL-level signal
VDD = MIN,
IOH = MAX
2.4
V
VOL
Low-level output voltage, TTL-level signal
VDD = MAX,
IOL = MAX
0.5
V
IO
High impedance output current
VDD = MIN,
VO = VDD
10
µA
IO
High-impedance output current
VDD = MIN,
VO = 0 V
–10
µA
II
Input current
VI = VSS to VDD
"10
µA
IDD
Supply current 33 MHz (PCLK) (see Note 8)
243
IDD(RESET)
Device reset (idle)
178
IDD(SLEEP)
Sleep mode
VDD = NOM
51‡
mA
IDD(RWAKE)
Remote wake up
186§
IDD(PWRDN)
Power down
51
Ci
Input capacitance, any input¶
f = 1 MHz,
Others at 0 V
10
pF
Co
Output capacitance, any output or input / output¶
f = 1 MHz,
Others at 0 V
10
pF
† Refer to the recommended operating conditions
‡ PCLK stopped
§ MTCLK stopped
¶ Specified by design
NOTE 8: More information on each mode is available in the ThunderLAN Power Management and Remote Wake-Up Specification.
recommended operating conditions (physical-layer pins) (see Note 9)
JEDEC
SYMBOL
MIN
NOM
MAX
UNIT
VDD
Supply voltage
4.75
5
5.25
V
NOTE 9: Physical -layer pins include VDDOSC, VDDR, VDDT, VDDVCO, ACOLN, ACOLP, ARCVN, ARCVP, AXMTP, AXMTN, FATEST, FIREF,
FRCVN, FRCVP, FXTL1, FXTL2, FXMTP, and FXMTN.
electrical characteristics over recommended ranges of supply voltage (unless otherwise noted)
(physical-interface pins)
10 Base-T receiver input (FRCVP, FRCVN)
PARAMETER
JEDEC
SYMBOL
TEST CONDITIONS
MIN
MAX
UNIT
VI(DIFF) Differential input voltage†
VID
0.6
2.8
V
I(CM)
Common-mode current†
IIC
4
mA
VSQ+
Rising input pair squelch threshold (see Note 10)
VCM = VSB,
See Note 11
270
mV
VSQ –
Falling input pair squelch threshold
VCM = VSB,
See Note 11
– 270
mV
† Refer to the recommended operating conditions
NOTES: 10. VSB is the self-bias voltage of the input pair FRCVP and FRCVN.
11. VSQ is the voltage level at which input is ensured to be seen as data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com