| 전자부품 데이터시트 검색엔진 |
|
STM32F051C6 데이터시트(PDF) 79 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F051C6 데이터시트(HTML) 79 Page - STMicroelectronics |
|
79 / 104 page ![]() Electrical characteristics STM32F051x 80/105 Doc ID 022265 Rev 3 6.3.16 DAC electrical specifications Table 57. DAC characteristics Symbol Parameter Min Typ Max Unit Comments VDDA Analog supply voltage for DAC ON 2.4 - 3.6 V RLOAD (1) Resistive load with buffer ON 5 - - k Ω Load is referred to ground RO (1) Impedance output with buffer OFF -- 15 k Ω When the buffer is OFF, the Minimum resistive load between DAC_OUT and VSS to have a 1% accuracy is 1.5 M Ω CLOAD (1) Capacitive load - - 50 pF Maximum capacitive load at DAC_OUT pin (when the buffer is ON). DAC_OUT min(1) Lower DAC_OUT voltage with buffer ON 0.2 - - V It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at VDDA = 3.6 V and (0x155) and (0xEAB) at VDDA = 2.4 V DAC_OUT max(1) Higher DAC_OUT voltage with buffer ON -- VDDA – 0.2 V DAC_OUT min(1) Lower DAC_OUT voltage with buffer OFF -0.5 - mV It gives the maximum output excursion of the DAC. DAC_OUT max(1) Higher DAC_OUT voltage with buffer OFF -- VDDA – 1LSB V IDDA DAC DC current consumption in quiescent mode (Standby mode) -- 380 µA With no load, middle code (0x800) on the input -- 480 µA With no load, worst code (0xF1C) on the input DNL(2) Differential non linearity Difference between two consecutive code-1LSB) -- ±0.5 LSB Given for the DAC in 10-bit configuration -- ±2 LSB Given for the DAC in 12-bit configuration INL(2) Integral non linearity (difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023) -- ±1 LSB Given for the DAC in 10-bit configuration -- ±4 LSB Given for the DAC in 12-bit configuration Offset(2) Offset error (difference between measured value at Code (0x800) and the ideal value = VDDA/2) -- ±10 mV Given for the DAC in 12-bit configuration -- ±3 LSB Given for the DAC in 10-bit at VDDA = 3.6 V -- ±12 LSB Given for the DAC in 12-bit at VDDA = 3.6 V Gain error(2) Gain error - - ±0.5 % Given for the DAC in 12bit configuration |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |