| 전자부품 데이터시트 검색엔진 |
|
SC4530 데이터시트(PDF) 17 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
SC4530 데이터시트(HTML) 17 Page - Semtech Corporation |
|
17 / 23 page ![]() 7 SC4530 U1 VOUT L1 VIN C3 R4 R1 C4 R5 C2 R2 C5 C1 GND SW Figure 12. Suggested PCB Layout for the SC4530 Shortening the traces at the SW and BST nodes reduces the parasitic trace inductance at these nodes.This not only reduces EMI, but also decreases switching voltage spikes at these nodes. Shielding the FB trace from the SW and the BST nodes with ground traces is a good precaution in mitigating switching transient disturbance. Figure 2 shows an example of external component placement around the SC4530. The exposed pad should be soldered to a large power ground plane as the ground copper acts as a heat sink for the device. Applications Information (Continued) |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |