| 전자부품 데이터시트 검색엔진 |
|
CXA3003R 데이터시트(PDF) 13 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
CXA3003R 데이터시트(HTML) 13 Page - Sony Corporation |
|
13 / 32 page ![]() —13— CXA3003R tclk-hi tclk-lo tsud-d thd-d thd-s tsud-s LSB+1 LSB XXX MSB MSB-1 LSB FMCLK (input) FMRXSTROBE (input) FXRXDATA (I, Q) (output) FMCLK=360kHz FMRXSTROBE=40kHz Fig. 4 FMCLK, FMRXSTROBE vs. RXFMDATA (I, Q) timing diagram Note : FM RXSTROBE pulse width must be ≤ one FMCLK period. ADCENABLE & ADC CLK vs. ADC DATA (VDD=3.3 V±5 %, Ta=–40 °C to 85 °C) Item Enable True to first Clock output Enable Pulse to end of conversion Data out valid to CLK rising edge Data out valid after CLK rising edge Enable True Pulse width Output raise time Output fall time Symbol ten-clk tdEn-EOC tsue-d the-d ten-pw tre tfe Condition 10 % to 90 %, Cl=15 pF Min. Typ. Max. Unit 6 µs 16.8 600 ns 600 10 µs 7.2 ns 9.9 ten-pw ten-clk MSB LSB the-d tsue-d tdEn-EOC ADCENABLE ADCCLK ADCDATA ADCCLK=820kHz (TCXO÷24) Fig. 5 ADCENABLE & ADC CLK vs. ADC DATA timing diagram |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |