STM8S207MB datasheet(76/103 Pages) STMICROELECTRONICS

76 / 103 page

Electrical characteristics

STM8S207xx, STM8S208xx

76/103

Doc ID 14733 Rev 12

Figure 34.

Typical NRST pull-up resistance vs VDD @ 4 temperatures

Figure 35.

Typical NRST pull-up current vs VDD @ 4 temperatures

The reset network shown in Figure 36 protects the device against parasitic resets. The user

must ensure that the level on the NRST pin can go below the VIL max. level specified in

Table 41. Otherwise the reset is not taken into account internally. For power consumption

sensitive applications, the capacity of the external reset capacitor can be reduced to limit

charge/discharge current. If the NRSTsignal is used to reset the external circuitry, care must

be taken of the charge/discharge time of the external capacitor to fulfill the external device’s

reset timing conditions. The minimum recommended capacity is 10 nF.

Figure 36.

Recommended reset pin

protection

2.5

3.5

4.5

5.5

-40˚C

25˚C

85˚C

125˚C

VDD [V]

100

120

140

234

DD [V]

-40˚C

25˚C

85˚C

125˚C

ai15069

0.1µF

External

reset

circuit

STM8

Filter

RPU

VDD

Internal reset

NRST

(optional)

STM8S207MB 데이터시트(PDF) 76 Page - STMicroelectronics

STM8S207MB 데이터시트(HTML) 76 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL