| 전자부품 데이터시트 검색엔진 |
|
STA382BW 데이터시트(PDF) 154 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA382BW 데이터시트(HTML) 154 Page - STMicroelectronics |
|
154 / 172 page ![]() Register description: Sound Terminal compatibility STA382BW 154/172 Doc ID 022783 Rev 1 Figure 43. Alternate function for INTLINE pin 7.22.5 Power-down delay selector (PNDLSL[2:0]) bits (address 0x4C, bit D4, D3, D2) As per Section 7.22.2, the assertion of PWDN activates a counter that, by default, after 13 million clock cycles puts the power bridge in tristate mode, independently from the fade-out time. Using these registers it is possible to program this counter according to the following table. Table 173. PNDLSL bits configuration 7.22.6 Short-circuit check enable bit (address 0x4C, bit D0) This bit, when enabled, will activate the short-circuit checks before any power bridge activation (EAPD bit 0->1). See Section 7.20 for more details. Y N ‘0 ’ LPD “is th e device in powerdown?” 0 1 LP D P 0 1 LPD E Po w er B rid ge Fau lt IN T L IN E PNDLSL[2] PNDLSL[1] PNDLSL[2] Fade-out time 00 0 Default time (13M PLL clock cycles) 00 1 Default time divided by 2 01 0 Default time divided by 4 01 1 Default time divided by 8 10 0 Default time divided by 16 10 1 Default time divided by 32 11 0 Default time divided by 64 11 1 Default time divided by 128 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |