| 전자부품 데이터시트 검색엔진 |
|
SPC564BXX 데이터시트(PDF) 79 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC564BXX 데이터시트(HTML) 79 Page - STMicroelectronics |
|
79 / 118 page ![]() SPC564Bxx - SPC56ECxx Electrical Characteristics Doc ID 17478 Rev 4 79/118 4.14 FMPLL electrical characteristics The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver. 4.15 Fast internal RC oscillator (16 MHz) electrical characteristics The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device and can also be used as input to PLL. ISXOSC CC T Slow external crystal oscillator consumption —— — 7 µA TSXOSCSU CC T Slow external crystal oscillator start-up time —— — 2(3) s 1. VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = −40 to 125 °C, unless otherwise specified. 2. All values need to be confirmed during device validation. 3. Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal. Table 38. Slow external crystal oscillator (32 kHz) electrical characteristics (continued) Symbol C Parameter Conditions(1) Value(2) Unit Min Typ Max Table 39. FMPLL electrical characteristics Symbol C Parameter Conditions(1) Value(2) Unit Min Typ Max fPLLIN SR — FMPLL reference clock(3) —4 — 64 MHz ΔPLLIN SR — FMPLL reference clock duty cycle(3) —40 — 60 % fPLLOUT CC P FMPLL output clock frequency — 16 — 120 MHz fCPU SR — System clock frequency — — — 120 + 2%(4) MHz fFREE CC P Free-running frequency — 20 — 150 MHz tLOCK CC P FMPLL lock time Stable oscillator (fPLLIN = 16 MHz) 40 100 µs ΔtLTJIT CC — FMPLL long term jitter fPLLIN = 40 MHz (resonator), fPLLCLK @ 120 MHz, 4000 cycles —— 6 (for < 1ppm) ns IPLL CC C FMPLL consumption TA = 25 °C — — 3 mA 1. VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = −40 to 125 °C, unless otherwise specified. 2. All values need to be confirmed during device validation. 3. PLLIN clock retrieved directly from 4-40 MHz XOSC or 16 MIRC. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify fPLLIN and ΔPLLIN. 4. fCPU 120 + 2% MHz can be achieved at 125 °C. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |