전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SPC560D40L1 데이터시트(PDF) 55 Page - STMicroelectronics

부품명 SPC560D40L1
상세설명  32-bit MCU family built on the Power Architecture® for automotive body electronics applications
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC560D40L1 데이터시트(HTML) 55 Page - STMicroelectronics

Back Button SPC560D40L1 Datasheet HTML 51Page - STMicroelectronics SPC560D40L1 Datasheet HTML 52Page - STMicroelectronics SPC560D40L1 Datasheet HTML 53Page - STMicroelectronics SPC560D40L1 Datasheet HTML 54Page - STMicroelectronics SPC560D40L1 Datasheet HTML 55Page - STMicroelectronics SPC560D40L1 Datasheet HTML 56Page - STMicroelectronics SPC560D40L1 Datasheet HTML 57Page - STMicroelectronics SPC560D40L1 Datasheet HTML 58Page - STMicroelectronics SPC560D40L1 Datasheet HTML 59Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 82 page
background image
SPC560D30x, SPC560D40x
Electrical characteristics
Doc ID 16315 Rev 5
55/82
4.14
FMPLL electrical characteristics
The device provides a frequency-modulated phase-locked loop (FMPLL) module to
generate a fast system clock from the main oscillator driver.
VIH
SR P
Input high level CMOS
(Schmitt Trigger)
Oscillator bypass mode
0.65VDD
—VDD+0.4
V
VIL
SR P
Input low level CMOS
(Schmitt Trigger)
Oscillator bypass mode
−0.4
—
0.35VDD
V
1.
VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = −40 to 125 °C, unless otherwise specified.
2.
Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled
peripherals).
Table 37.
Fast external crystal oscillator (4 to 16 MHz) electrical characteristics (continued)
Symbol
C
Parameter
Conditions(1)
Value
Unit
Min
Typ
Max
Table 38.
FMPLL electrical characteristics
Symbol
C
Parameter
Conditions(1)
Value(2)
Unit
Min
Typ
Max
fPLLIN
SR — FMPLL reference clock(3)
—4
—
48
MHz
ΔPLLIN SR —
FMPLL reference clock duty
cycle(3)
—40
—
60
%
fPLLOUT CC D FMPLL output clock frequency
—
16
—
48
MHz
fVCO
(4)
CC P
VCO frequency without
frequency modulation
—256
—
512
MHz
VCO frequency with frequency
modulation
—245
—
533
fCPU
SR — System clock frequency
—
—
—
48
MHz
fFREE
CC P Free-running frequency
—
20
—
150
MHz
tLOCK
CC P FMPLL lock time
Stable oscillator (fPLLIN = 16 MHz)
—
40
100
µs
ΔtLTJIT CC — FMPLL long term jitter
fPLLIN = 16 MHz (resonator),
fPLLCLK at 48 MHz, 4000 cycles
—
—
10
ns
IPLL
CC C FMPLL consumption
TA = 25 °C
—
—
4
mA
1.
VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = −40 to 125 °C, unless otherwise specified.
2.
All values need to be confirmed during device validation.
3.
PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional
mode. When bypass mode is used, oscillator input clock should verify fPLLIN and ΔPLLIN.
4.
Frequency modulation is considered ±4%.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com