전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HT32F1253 데이터시트(PDF) 28 Page - Holtek Semiconductor Inc

부품명 HT32F1253
상세설명  Holtek 32-bit Microcontroller with ARM짰 Cortex??M3 Core
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  HOLTEK [Holtek Semiconductor Inc]
홈페이지  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT32F1253 데이터시트(HTML) 28 Page - Holtek Semiconductor Inc

Back Button HT32F1253_12 Datasheet HTML 24Page - Holtek Semiconductor Inc HT32F1253_12 Datasheet HTML 25Page - Holtek Semiconductor Inc HT32F1253_12 Datasheet HTML 26Page - Holtek Semiconductor Inc HT32F1253_12 Datasheet HTML 27Page - Holtek Semiconductor Inc HT32F1253_12 Datasheet HTML 28Page - Holtek Semiconductor Inc HT32F1253_12 Datasheet HTML 29Page - Holtek Semiconductor Inc HT32F1253_12 Datasheet HTML 30Page - Holtek Semiconductor Inc HT32F1253_12 Datasheet HTML 31Page - Holtek Semiconductor Inc HT32F1253_12 Datasheet HTML 32Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 35 page
background image
Rev. 1.10
�8 of �5
���i� 1�� �01�
��-bit �RM Co�tex™-M� MCU
HT��F1�51/51B/5�/5�
ADC Characteristics
Table 15. ADC Characteristics
T� = �5°C, unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDD�
O�e�ating Vo�tage
�.7
�.�
�.6
V
V�DCIN
�/D Conve�te� In�ut
vo�tage Range
0
—
VDD�
V
I�DC
Cu��ent Consum�tion
VDD� = �.�V
—
1
TBD
m�
I�DC_DN
Powe� Down cu��ent
Consum�tion
VDD� = �.�V
—
1
10
u�
f�DC
�/D Conve�te� C�ock
0.7
—
14
MHz
fS
Sam��ing Rate
0.05
—
1
MHz
f�DCCONV
�/D Conve�te�
Conve�sion Time
—
14
—
t�DC
RI
In�ut Sam��ing Switch
Resistance
—
—
1
kΩ
CI
In�ut Sam��ing
Ca�acitance
No �in/�ad ca�acitance inc�uded
—
—
5
�F
tSU
Sta�tu� Time
—
—
1
us
N
�/D Conve�te�
Reso�ution
—
1�
—
bits
INL
Integ�a� Non-�inea�ity
e��o�
fS = 1MHz� VDD� = �.�V
-—
±�
±5
LSB
DNL
Diffe�entia� Non-�inea�ity
e��o�
fS = 1MHz� VDD� = �.�V
—
—
±1
LSB
EO
Offset E��o�
—
—
±10
LSB
EG
Gain E��o�
—
—
±10
LSB
NOTES: 1. Gua�anteed by design� not tested in ��oduction.
2. The figu�e be�ow shows the equiva�ent ci�cuit of the �/D Conve�te� Sam��e-and-Ho�d in�ut stage
whe�e CI is the sto�age ca�acito�� RI is the �esistance of the sam��ing switch and RS is the out�ut
im�edance of the signa� sou�ce VS. No�ma��y the sam��ing �hase du�ation is a���oximate�y� 1.5/f�DC.
The ca�acitance� CI� must be cha�ged within this time f�ame and it must be ensu�ed that the vo�tage
at its terminals becomes sufficiently close to VS fo� accu�acy. To gua�antee this� RS may not have an
a�bit�a�i�y �a�ge va�ue.
SAR ADC
CI
sample
RI
RS
VS
Figure 6. ADC Sampling Network Model



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com