전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

THC63LVDR84B 데이터시트(PDF) 5 Page - THine Electronics, Inc.

부품명 THC63LVDR84B
상세설명  LVDS 24Bit COLOR HOST-LCD PANEL INTERFACE RECEIVER (Rising Edge Clock)
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  THINE [THine Electronics, Inc.]
홈페이지  http://www.thine.co.jp/index_e.html
Logo THINE - THine Electronics, Inc.

THC63LVDR84B 데이터시트(HTML) 5 Page - THine Electronics, Inc.

  THC63LVDR84B Datasheet HTML 1Page - THine Electronics, Inc. THC63LVDR84B Datasheet HTML 2Page - THine Electronics, Inc. THC63LVDR84B Datasheet HTML 3Page - THine Electronics, Inc. THC63LVDR84B Datasheet HTML 4Page - THine Electronics, Inc. THC63LVDR84B Datasheet HTML 5Page - THine Electronics, Inc. THC63LVDR84B Datasheet HTML 6Page - THine Electronics, Inc. THC63LVDR84B Datasheet HTML 7Page - THine Electronics, Inc. THC63LVDR84B Datasheet HTML 8Page - THine Electronics, Inc. THC63LVDR84B Datasheet HTML 9Page - THine Electronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
Copyright©2011 THine Electronics, Inc.
5/10
THine Electronics, Inc.
THC63LVDR84B_Rev.2.2_E
Switching Characteristics
Vcc = VCC = PVCC = LVCC
Symbol
Parameter
Min.
Typ.
Max.
Units
tRCP
CLK OUT Period
VCC = 2.5 - 2.7V
14.28
T
50.0
ns
VCC = 2.7 - 3.0V
14.28
T
66.6
ns
VCC = 3.0 - 3.6V
11.76
T
66.6
ns
tRCH
CLK OUT High Time
3T/7
ns
tRCL
CLK OUT Low Time
4T/7
ns
tRCD
RCLK +/- to CLK OUT Delay
5T/7
ns
tRS
TTL Data Setup to CLK OUT
0.35T-0.3
ns
tRH
TTL Data Hold from CKL OUT
0.45T-1.6
ns
tTLH
TTL Low to High Transition Time
2.0
3.0
ns
tTHL
TTL High to Low Transition Time
1.8
3.0
ns
tRIP1
Input Data Position0 (T = 11.76ns)
-0.4
0.0
0.4
ns
tRIP0
Input Data Position1 (T = 11.76ns)
T/7-0.4
T/7
T/7+0.4
ns
tRIP6
Input Data Position2 (T = 11.76ns)
2T/7-0.4
2T/7
2T/7+0.4
ns
tRIP5
Input Data Position3 (T = 11.76ns)
3T/7-0.4
3T/7
3T/7+0.4
ns
tRIP4
Input Data Position4 (T = 11.76ns)
4T/7-0.4
4T/7
4T/7+0.4
ns
tRIP3
Input Data Position5 (T = 11.76ns)
5T/7-0.4
5T/7
5T/7+0.4
ns
tRIP2
Input Data Position6 (T = 11.76ns)
6T/7-0.4
6T/7
6T/7+0.4
ns
tRPLL
Phase Lock Loop Set
10.0
ms
AC Timing Diagrams
TTL Output
8pF
20%
80%
20%
80%
tTLH
tTHL
TTL Output
TTL Output Load



Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com