| 전자부품 데이터시트 검색엔진 |
|
ICX082AL 데이터시트(PDF) 5 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
ICX082AL 데이터시트(HTML) 5 Page - Sony Corporation |
|
5 / 16 page ![]() – 5 – ICX082AL Item VVT VVH1, VVH2, VVH3, VVH4 VVL1, VVL2, VVL3, VVL4 V φV | VVH1 – VVH2 | VVH3 – VVH VVH4 – VVH VVHH VVHL VVLH VVLL V φH VHL V φRG VRGL V φSUB 14.5 –0.6 8.9 –0.5 –0.5 6.0 –3.5 6.0 0 27.0 15.0 –9.6 15.5 0 0.2 0 0 0.8 1.0 0.8 0.8 8.0 –3.0 13.0 3.0 32.0 V V V V V V V V V V V V V V V V 1 2 2 2 2 2 2 2 2 2 2 3 3 3 3 4 VVH = (VVH1 + VVH2)/2 VVL = (VVL3 + VVL4)/2 V φV = VVHn – VVLn (n = 1 to 4) High-level coupling High-level coupling Low-level coupling Low-level coupling ∗1 Readout clock voltage Vertical transfer clock voltage Horizontal transfer clock voltage Reset gate clock voltage Substrate clock voltage Symbol Min. Typ. Max. Unit Waveform diagram Remarks Clock Voltage Conditions ∗1 The reset gate clock voltage need not be adjusted when the reset gate clock is driven when the specifications are as given below. In this case, the reset gate clock voltage setting indicated on the back of the image sensor has not significance. Reset gate clock voltage Item Symbol Min. Typ. Max. Unit Waveform diagram Remarks VRGL V φRG –0.2 8.5 0 9.0 0.2 9.5 V V 3 3 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |