전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8945ECS/R 데이터시트(PDF) 73 Page - Wolfson Microelectronics plc

부품명 WM8945ECS/R
상세설명  Mono Low-Power CODEC with Video Buffer and Touch Panel Controller
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8945ECS/R 데이터시트(HTML) 73 Page - Wolfson Microelectronics plc

Back Button WM8945ECS/R Datasheet HTML 69Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 70Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 71Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 72Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 73Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 74Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 75Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 76Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 77Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 169 page
background image
Production Data
WM8945
w
PD, May 2011, Rev 4.1
73
SYSCLK may be derived either from MCLK or from the FLL; this is selected using the SYSCLK_SRC
register bit. SYSCLK is enabled using the SYSCLK_ENA and may be modified using a programmable
divider configured by SYSCLK_DIV. It is important that SYSCLK_DIV is correctly set in order to
produce 512 x fs at its output, where fs is the audio sampling rate.
The sampling rate for the CODEC and Digital Audio Interface is configured using the SR register field.
In Master mode, the frequency of the Left/Right Clock output on the LRCLK pin is the BCLK
frequency divided by 64 producing 32 BCLK cycles per channel. In Master mode, the BCLK_DIV
register configures the bit clock frequency output on BCLK.
The WM8945 can output a configurable clock on the GPIO pins; this is enabled automatically
whenever a GPIO pin is configured for CLKOUT output. The source can either be before or after the
SYSCLK divider, as shown in Figure 31. The source is selected using CLKOUT_SEL, and may be
modified using a programmable divider configured by CLKOUT_DIV.
The WM8945 free-running oscillator required for AUXADC, Touch Panel, GPIO input de-bounced and
Interrupt functions must be enabled using OSC_CLK_ENA whenever any of these functions is
required.
The zero-cross facility on input and output PGAs requires a timeout clock. This is enabled using the
TOCLK_ENA bit. The oscillator must also be enabled using OSC_CLK_ENA.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com