전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8948ECS/R 데이터시트(PDF) 71 Page - Wolfson Microelectronics plc

부품명 WM8948ECS/R
상세설명  Stereo Low-Power CODEC with Video Buffer and Touch Panel Controller
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8948ECS/R 데이터시트(HTML) 71 Page - Wolfson Microelectronics plc

Back Button WM8948ECS/R Datasheet HTML 67Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 68Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 69Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 70Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 71Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 72Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 73Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 74Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 75Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 189 page
background image
Production Data
WM8948
w
PD, May 2011, Rev 4.1
71
In Slave mode, LRCLK and BCLK are configured as inputs, and the data timing is controlled by an
external master.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R6 (06h)
Clock Gen
control
3:1
BCLK_DIV [2:0]
011
BCLK Frequency (Master mode)
000 = SYSCLK
001 = SYSCLK / 2
010 = SYSCLK / 4
011 = SYSCLK / 8
100 = SYSCLK / 16
101 = SYSCLK / 32
110 = reserved
111 = reserved
0
MSTR
0
Digital Audio Interface Mode select
0 = Slave mode
1 = Master mode
Table 44 Digital Audio Interface Control
AUDIO DATA FORMATS
Three basic audio data formats are supported:
•
Left justified
•
I2S
•
DSP mode
All four of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the
Electrical Characteristic section for timing information.
PCM operation is supported using the DSP mode.
The WM8948 can control the channel selection between the ADCs and the ADCDAT pin. Similarly,
the channel selection between the DACDAT pin and the DACs is selectable. Digital inversion of the
ADC or DAC data is also possible.
The register bits controlling audio data format and channel configuration are described in Table 45.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4 (04h)
Audio
Interface
9
ADCR_SRC
1
Right Digital Audio interface source
0 = Left ADC data is output on right
channel
1 = Right ADC data is output on
right channel
8
ADCL_SRC
0
Left Digital Audio interface source
0 = Left ADC data is output on left
channel
1 = Right ADC data is output on left
channel
7
DACR_SRC
1
Right DAC Data Source Select
0 = Right DAC outputs left interface
data
1 = Right DAC outputs right
interface data
6
DACL_SRC
0
Left DAC Data Source Select
0 = Left DAC outputs left interface
data
1 = Left DAC outputs right interface
data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com