WM8983GEFLSLASHV datasheet(39/124 Pages) WOLFSON

39 / 124 page

Production Data

WM8983

PD, Rev 4.3, May 2010

Figure 21 Microphone Bias Schematic

ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8983 uses stereo multi-bit, oversampled sigma-delta ADCs. The use of multi-bit feedback

and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC Full

Scale input level is proportional to AVDD1. With a 3.3V supply voltage, the full scale level is 1.0Vrms.

Any voltage greater than full scale may overload the ADC and cause distortion.

ADC DIGITAL FILTERS

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data

from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital

filter path for each ADC channel is illustrated in Figure 22.

Figure 22 ADC Digital Filter Path

The ADCs are enabled by the ADCENL/R register bit.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Power

management 2

ADCENL

Enable ADC left channel:

0 = ADC disabled

1 = ADC enabled

ADCENR

Enable ADC right channel:

0 = ADC disabled

1 = ADC enabled

Table 13 ADC Enable Control

AGND1

MBVSEL=0

MICBIA

= 1.8 x VMID

= 0.9 X AVDD1

VMI

internal

resistor

internal

resistor

MICBE

MBVSEL=1

MICBIA

= 1.3 x VMID

= 0.65 X AVDD1

WM8983GEFL/V 데이터시트(PDF) 39 Page - Wolfson Microelectronics plc

WM8983GEFL/V 데이터시트(HTML) 39 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL