| 전자부품 데이터시트 검색엔진 |
|
WM9082 데이터시트(PDF) 8 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM9082 데이터시트(HTML) 8 Page - Wolfson Microelectronics plc |
|
8 / 24 page ![]() WM9082 Production Data w PD, August 2012, Rev 4.1 8 SIGNAL TIMING REQUIREMENTS PDM AUDIO INTERFACE TIMING CLK (input) DATA (input) tLH tLSU tRH tRSU tCY tCL tCH Test Conditions SPKVDD=3.6V, DVDD=1.8V, SPKGND=GND=0V, TA = +25 oC, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT PDM Audio Interface Timing CLK cycle time tCY 140 162 250 ns CLK pulse width high tCH 60 81 ns CLK pulse width low tCL 60 81 ns DATA set-up time to CLK rising edge (Left channel data) tLSU 10 ns DATA hold time from CLK rising edge (Left channel data) tLH 7 ns DATA set-up time to CLK falling edge (Right channel data) tRSU 10 ns DATA hold time from CLK falling edge (Right channel data) tRH 7 ns |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |