전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ICX086AL 데이터시트(PDF) 3 Page - Sony Corporation

부품명 ICX086AL
상세설명  Diagonal 4.5mm (Type 1/4) CCD Image Sensor for EIA B/W Video Cameras
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SONY [Sony Corporation]
홈페이지  http://www.sony.co.jp
Logo SONY - Sony Corporation

ICX086AL 데이터시트(HTML) 3 Page - Sony Corporation

  ICX086AL Datasheet HTML 1Page - Sony Corporation ICX086AL Datasheet HTML 2Page - Sony Corporation ICX086AL Datasheet HTML 3Page - Sony Corporation ICX086AL Datasheet HTML 4Page - Sony Corporation ICX086AL Datasheet HTML 5Page - Sony Corporation ICX086AL Datasheet HTML 6Page - Sony Corporation ICX086AL Datasheet HTML 7Page - Sony Corporation ICX086AL Datasheet HTML 8Page - Sony Corporation ICX086AL Datasheet HTML 9Page - Sony Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
– 3 –
ICX206AL
Clock Voltage Conditions
Item
Readout clock voltage
VVT
VVH1, VVH2
VVH3, VVH4
VVL1, VVL2,
VVL3, VVL4
V
φV
VVH3 – VVH
VVH4 – VVH
VVHH
VVHL
VVLH
VVLL
V
φH
VHL
V
φRG
VRGLH – VRGLL
VRGL – VRGLm
V
φSUB
14.55
–0.05
–0.2
–8.0
6.3
–0.25
–0.25
3.0
–0.05
3.0
21.0
15.0
0
0
–7.0
7.0
3.3
0
3.3
22.0
15.45
0.05
0.05
–6.5
8.05
0.1
0.1
0.3
0.3
0.3
0.3
5.25
0.05
5.5
0.4
0.5
23.5
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
1
2
2
2
2
2
2
2
2
2
2
3
3
4
4
4
5
VVH = (VVH1 + VVH2)/2
VVL = (VVL3 + VVL4)/2
V
φV = VVHn – VVLn (n = 1 to 4)
High-level coupling
High-level coupling
Low-level coupling
Low-level coupling
Input through 0.1µF
capacitance
Low-level coupling
Low-level coupling
Horizontal transfer
clock voltage
Reset gate clock
voltage
Substrate clock voltage
Vertical transfer clock
voltage
Symbol
Min.
Typ.
Max.
Unit
Waveform
diagram
Remarks
Bias Conditions
Item
Supply voltage
Protective transistor bias
Substrate clock
Reset gate clock
VDD
VL
φSUB
φRG
14.55
15.0
∗1
∗2
∗2
15.45
V
Symbol
Min.
Typ.
Max.
Unit
Remarks
DC Characteristics
Item
Supply current
IDD
3
5
mA
Symbol
Min.
Typ.
Max.
Unit
Remarks
∗1 V
L
setting is the VVL voltage of the vertical transfer clock waveform, or the same power supply as the VL
power supply for the V driver should be used.
∗2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated
within the CCD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com