전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD1892 데이터시트(PDF) 2 Page - Analog Devices

부품명 AD1892
상세설명  Integrated Digital Receiver/Rate Converter
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD1892 데이터시트(HTML) 2 Page - Analog Devices

  AD1892 Datasheet HTML 1Page - Analog Devices AD1892 Datasheet HTML 2Page - Analog Devices AD1892 Datasheet HTML 3Page - Analog Devices AD1892 Datasheet HTML 4Page - Analog Devices AD1892 Datasheet HTML 5Page - Analog Devices AD1892 Datasheet HTML 6Page - Analog Devices AD1892 Datasheet HTML 7Page - Analog Devices AD1892 Datasheet HTML 8Page - Analog Devices AD1892 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 24 page
background image
TEST CONDITIONS UNLESS OTHERWISE NOTED
Supply Voltage
+5.0
V
Ambient Temperature
25
°C
Output Sample Frequency (FSOUT)
48.8
kHz
MCLK
25
MHz (512
× F
SOUT)
Input Word Width
20
Bits
Load Capacitance
100
pF
All minimums and maximums tested except as noted.
PERFORMANCE1
Min
Typ
Max
Units
Dynamic Range (20 Hz to 20 kHz, –60 dB Input)
120
dB
Total Harmonic Distortion + Noise
(20 Hz to 20 kHz, Full-Scale Input)
–103
dB
(1 kHz Full-Scale Input)
–113
dB
(10 kHz Full-Scale Input)
–107
dB
Interchannel Phase Deviation
0
Degrees
DIGITAL I/O1
Min
Typ
Max
Units
VIH
2.4
V
VIL
0.8
V
IIH @ VIH = +5.0 V
10
µA
IIL @ VIL = 0 V
10
µA
VOH @ IOH = –0.5 mA
DVDD – (0.5)
V
VOL @ IOL = 0.5 mA
0.5
V
Input Capacitance
1
15
pF
DIGITAL TIMING1
Min
Typ
Max
Units
tMCP
MCLK Duty Cycle
1
40
60
%
FMCLK
MCLK Frequency (1/tMCP)
1
25
MHz
tPDRP
PD/RST LO Pulsewidth
10
× MCLK Period
ns
tBDM
BCLK Propagation Delay from MCLK (to Falling Edge)
30
ns
tLDM
L
RCLK Propagation Delay from MCLK
30
ns
tDDP
Data Propagation Delay from MCLK
30
ns
tDDS
Data Output Setup to BCLK
1/2 BCLK Period
ns
tDDH
Data Output Hold from BCLK
1/2 BCLK Period
ns
tSSU
SYNC Falling Setup to MCLK Rising
5
ns
tCCH
CCLK HI Pulsewidth
20
ns
tCCL
CCLK LO Pulsewidth
20
ns
tCCP
CCLK Period
8
× MCLK Period
ns
tCSU
SDI Setup
15
ns
tCHD
SDI Hold
10
ns
tCOH
SDO Propagation Delay from CCLK
30
ns
tSFPW
SFCLK HI Pulsewidth
1
100
ns
tSFSU
U/CBIT, INT, ERROR Setup to SFCLK
100
ns
tCSPW
CSCLK HI Pulsewidth
1
100
ns
tQDH
QDFS HI Pulsewidth
1
1000
ns
tCLH
CS HI Pulsewidth
10
× MCLK Period
ns
tCLK
CS Falling Edge to CCLK Rising
3
× MCLK Period
ns
tRS
PD/RST Rising to MCLK Rising Edge (Only Required
for Synchronizing Multiple Parts)
5
ns
DIGITAL RS-422 RECEIVERS (RXP, RXN Pins Only)
Min
Typ
Max
Units
Input Resistance
20
k
Ω
Min Differential AES/EBU or S/PDIF Input
200
mV p-p
Input Hysteresis
20
mV
AD1892–SPECIFICATIONS
REV. 0
–2–



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com