| 전자부품 데이터시트 검색엔진 |
|
ACT4303 데이터시트(PDF) 9 Page - Active-Semi, Inc |
|
|
|||||||||||||||||||||||||||||
ACT4303 데이터시트(HTML) 9 Page - Active-Semi, Inc |
|
9 / 15 page ![]() ACT4303 Rev 0, 05-Dec-11 Active-Semi Innovative Power TM - 9 - www.active-semi.com Copyright © 2011 Active-Semi, Inc. STABILITY COMPENSATION CONT’D PC Board Layout Guidance When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the IC. 1) Arrange the power components to reduce the AC loop size consisting of CIN, IN pin, SW pin and the schottky diode. 2) Place input decoupling ceramic capacitor CIN as close to IN pin as possible. CIN is connected power GND with vias or short and wide path. 3) Return FB, COMP and ISET to signal GND pin, and connect the signal GND to power GND at a single point for best noise immunity. Connect exposed pad to power ground copper area with copper and vias. 4) Use copper plane for power GND for best heat dissipation and noise immunity. 5) Place feedback resistor close to FB pin. 6) Use short trace connecting HSB-CHSB-SW loop Figure 6 shows an example of PCB layout. Figure 7 gives a typical application schematic and associated BOM list. Figure 6: PCB Layout |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |