전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ACT8828 데이터시트(PDF) 16 Page - Active-Semi, Inc

부품명 ACT8828
상세설명  Six Channel ActivePathTM Power Management IC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ACTIVE-SEMI [Active-Semi, Inc]
홈페이지  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

ACT8828 데이터시트(HTML) 16 Page - Active-Semi, Inc

Back Button ACT8828 Datasheet HTML 12Page - Active-Semi, Inc ACT8828 Datasheet HTML 13Page - Active-Semi, Inc ACT8828 Datasheet HTML 14Page - Active-Semi, Inc ACT8828 Datasheet HTML 15Page - Active-Semi, Inc ACT8828 Datasheet HTML 16Page - Active-Semi, Inc ACT8828 Datasheet HTML 17Page - Active-Semi, Inc ACT8828 Datasheet HTML 18Page - Active-Semi, Inc ACT8828 Datasheet HTML 19Page - Active-Semi, Inc ACT8828 Datasheet HTML 20Page - Active-Semi, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 50 page
background image
SYSTEM MANAGEMENT
ACT8828
Rev 7, 15-Nov-12
Innovative Power
TM
- 16 -
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ActivePMU
TM and ActivePathTM are trademarks of Active-Semi.
I
2CTM is a trademark of NXP.
nPBIN
OUT1, OUT2, OUT3
ON1, ON2, ON3, ON4
OUT4
First Push
Button
Assert
Power-Hold
Second Push
Button
Release
Button
System
Shutdown
Reset Time Enable
260ms
nRSTO
nIRQ
the microprocessor is unable to complete its power-
up routine successfully before the user lets go of
the push-button or un-plug the charger adapter, the
ACT8828QJ3## automatically shuts itself down.
Once a successful power-up routine is completed, a
shutdown process may be initiated by asserting
nPBIN a second time, typically as the result of
pressing the push-button. Although the shutdown
process is completely software-controlled, a typical
shutdown sequence proceeds as follows: The
second assertion of nPBIN asserts nPBIN and
interrupts the microprocessor, which then initiates
an interrupt service routine to reveal that nPBIN has
been asserted. If there is no input to the charger,
then the microprocessor disables each regulator
according to the sequencing requirements of the
system, the microprocessor disables each regulator
according to the sequencing requirements of the
system, then the system will finally be disabled
when ON1, ON2, ON3, and ON4 have been de-
asserted.
FUNCTIONAL DESCRIPTION CONT’D
Figure 4:
Sequence B
Figure 5:
Sequence C
CHG_IN
OR
nPBIN
First Push
Button
Assert
Power-Hold
Second Push
Button
Release
Button
System
Shutdown
OUT1
260ms
~100ms
94% of VOUT1
Enable Qualification
OUT2, OUT3
ON1, ON2, ON3, ON4
OUT4
Reset Time Enable
nRSRO
nIRQ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com