전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AWC6325P9 데이터시트(PDF) 6 Page - ANADIGICS, Inc

부품명 AWC6325P9
상세설명  HELP3E Dual-band Cellular & PCS CDMA 3.4 V Linear Power Amplifier Module
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ANADIGICS [ANADIGICS, Inc]
홈페이지  http://www.anadigics.com
Logo ANADIGICS - ANADIGICS, Inc

AWC6325P9 데이터시트(HTML) 6 Page - ANADIGICS, Inc

Back Button AWC6325P9 Datasheet HTML 2Page - ANADIGICS, Inc AWC6325P9 Datasheet HTML 3Page - ANADIGICS, Inc AWC6325P9 Datasheet HTML 4Page - ANADIGICS, Inc AWC6325P9 Datasheet HTML 5Page - ANADIGICS, Inc AWC6325P9 Datasheet HTML 6Page - ANADIGICS, Inc AWC6325P9 Datasheet HTML 7Page - ANADIGICS, Inc AWC6325P9 Datasheet HTML 8Page - ANADIGICS, Inc AWC6325P9 Datasheet HTML 9Page - ANADIGICS, Inc AWC6325P9 Datasheet HTML 10Page - ANADIGICS, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
6
PRELIMINARY DATA SHEET - Rev 1.3
05/2012
AWC6325
APPLICATION INFORMATION
To ensure proper performance, refer to all related
Application Notes on the ANADIGICS web site:
http://www.anadigics.com
Shutdown Mode
The power amplifier may be placed in a shutdown
mode by applying logic low levels (see Operating
Ranges table) to the VENABLE and VMODE pads.
Table 6: Bias Control
Bias Modes
The power amplifier may be placed in Low, Medium,
or High Bias modes by applying the appropriate logic
level (see Operating Ranges table) to the VMODE pin.
The Bias Control table lists the recommended modes
of operation for various applications.
APPLICATION
POUT
LEVELS
BIAS
MODE
VEN_CELL
VEN_PCS
VMODE1
VMODE2
VCC
VBATT
Low Bias Mode
< +10 dBm
Low
+1.8 V
+1.8 V
+1.8 V
0.8 - 4.35 V
> 3.2 V
Medium Bias Mode
> +10 dBm
< +16 dBm
Medium
+1.8 V
+1.8 V
0 V
0.8 - 4.35 V
> 3.2 V
High Bias Mode
> +16 dBm
High
+1.8 V
0 V
0 V
1.3 - 4.35 V
> 3.2 V
Shutdown
-
Shutdown
0 V
0 V
0 V
3.2 - 4.35 V
>3.2 V
Figure 3: Recommended ON/OFF Timing Sequence
Notes:
(1) Level might be changed after RF is ON.
(2) RF OFF defined as PIN ≤ -30 dBm.
(3) Switching simultaneously between VMODE and VEN is not recommended.
VEN_CELL,PCS
VCC, VCCA
note 1
RFIN_CELL,PCS
notes 1,2
OFF Sequence
Referenced After 90% of Rise
Time
Referenced Before10% of Fall
Time
ON Sequence
On Sequence Start
T_0N=0µ
T_0N+1µS
T_0N+3µS
Off Sequence Start
T_0FF= 0µ
T_0FF+2µST_0FF+3µS
Vcontrols
Venable/Vmode(s)
Rise/Fall Max 1
µS
Defined at 10% to 90%
of Min/Max Voltage



Html Pages

1 2 3 4 5 6 7 8 9 10 11


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com