전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD565AS 데이터시트(PDF) 10 Page - Analog Devices

부품명 AD565AS
상세설명  High Speed 12-Bit Monolithic D/A Converters
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD565AS 데이터시트(HTML) 10 Page - Analog Devices

Back Button AD565AS Datasheet HTML 3Page - Analog Devices AD565AS Datasheet HTML 4Page - Analog Devices AD565AS Datasheet HTML 5Page - Analog Devices AD565AS Datasheet HTML 6Page - Analog Devices AD565AS Datasheet HTML 7Page - Analog Devices AD565AS Datasheet HTML 8Page - Analog Devices AD565AS Datasheet HTML 9Page - Analog Devices AD565AS Datasheet HTML 10Page - Analog Devices AD565AS Datasheet HTML 11Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 10 / 11 page
background image
AD565A/AD566A
REV. D
–10–
FIGURE 6. OTHER VOLTAGE RANGES
The AD566A can also be easily configured for a unipolar 0 volt
to +5 volt range or
±2.5 volt and ±10 volt bipolar ranges by
using the additional 5k application resistor provided at the 20
volt span R terminal, Pin 11. For a 5 volt span (0 V to +5 V or
±2.5 V), the two 5k resistors are used in parallel by shorting Pin
11 to Pin 9 and connecting Pin 10 to the op amp output and the
bipolar offset resistor either to ground for unipolar or to VREF
for the bipolar range. For the
±10 volt range (20 volt span) use
the 5k resistors in series by connecting only Pin 11 to the op
amp output and the bipolar offset connected as shown. The
±10 volt option is shown in Figure 6.
19.95k
20k
0.5mA
IREF
DAC
IOUT =
4
IREF
CODE
AD566A
9.95k
5k
8k
IO
20V SPAN
10V SPAN
DAC
OUT
POWER
GND
–VEE
REF
GND
BIPOLAR OFF
5k
CODE
INPUT
LSB
MSB
R2
5k
10pF
AD509
2.4k
7.5V EREF
AD561
–V
REF
IN
R1
5k
14k
* THE PARALLEL COMBINATION OF THE BIPOLAR OFFSET RESISTOR
AND R3 ESTABLISHES A CURRENT TO BALANCE THE MSB CURRENT.
THE EFFECT OF TEMPERATURE COEFFICIENT MISMATCH BETWEEN
THE BIPOLAR RESISTOR COMBINATION AND DAC RESISTORS IS
EXPANDED ON PREVIOUS PAGE.
R3
26k *
Fgure 6.
±10 V Voltage Output
Table I. Digital Input Codes
DIGITAL INPUT
ANALOG OUTPUT
MSB
LSB
Straight Binary
Offset Binary
Twos Compl.*
0 0 0 0 0 0 0 0 0 0 0 0
Zero
–FS
Zero
0 1 1 1 1 1 1 1 1 1 1 1
Mid Scale – 1 LSB
Zero – 1 LSB
+FS – 1 LSB
1 0 0 0 0 0 0 0 0 0 0 0
+1/2 FS
Zero
–FS
1 1 1 1 1 1 1 1 1 1 1 1
+FS – l LSB
+ FS – 1 LSB
Zero – 1 LSB
*Inverts the MSB of the offset binary code with an external inverter to obtain
twos complement.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com