AD6644STSLASHPCB datasheet(4/19 Pages) AD

4 / 19 page

–4–

REV. 0

AD6644–SPECIFICATIONS

ENC,

ENC

D[13:0], OVR

DRY

N–1

tH_DR

tS_DR

N–2

N–3

tS_E

tH_E

tE_DR

tE_FL

tE_RL

tENC

tENCH

tENCL

N 1

N 2N 3N 4

AIN

N 1

N 2

N 3

N 4

tDR

Figure 1. Timing Diagram

Test

AD6644AST-40/65

Parameter

Name

Temp

Level

Min

Typ

Max

Unit

DATA READY (DRY

5)/DATA, OVR

Data Ready to DATA Delay (Hold Time)

tH_DR

Note 6

Encode = 65 MSPS (50% Duty Cycle)

Full

8.0

8.6

9.4

Encode = 40 MSPS (50% Duty Cycle)

Full

12.8

13.4

14.2

Data Ready to DATA Delay (Setup Time)

tS_DR

Note 6

@ 65 MSPS (50% Duty Cycle)

Full

3.2

5.5

6.5

@ 40 MSPS (50% Duty Cycle)

Full

8.0

10.3

11.3

APERTURE DELAY

°C

100

APERTURE UNCERTAINTY (JITTER)

°C

0.2

ps rms

NOTES

1Several timing parameters are a function of t

ENC and tENCH.

2To compensate for a change in duty cycle for t

H_DR and tS_DR use the following equation:

NewtH_DR = (tH_DR – % Change(tENCH))

× t

ENC/2

NewtS_DR = (tS_DR – % Change(tENCH))

× t

ENC/2.

3ENCODE to DATA Delay (Hold Time) is the absolute minimum propagation delay through the analog-to-digital converter.

4ENCODE to DATA Delay (Setup Time) is calculated relative to 65 MSPS (50% duty cycle). In order to calculate t

S_E for a given encode use the following equation:

NewtS_E = tENC(NEW) – tENC + tS_E (i.e., for 40 MSPS: NewtS_E(TYP) = 25

× 10–9 – 15.38 × 10–9 + 9.8 × 10–9 = 19.4 × 10 –9).

5DRY is an inverted and delayed version of the encode clock. Any change in the duty cycle of the clock will correspondingly change the duty cycle of DRY.

6Data Ready to DATA Delay(t

H_DR and tS_DR) is calculated relative to 65 MSPS (50% duty cycle) and is dependent on t ENC and duty cycle. In order to calculate tH_DR

and tS_DR for a given encode use the following equations:

NewtH_DR = tENC(NEW)/2 – tENCH + tH_DR (i.e., for 40 MSPS: NewtH_DR(TYP) = 12.5

× 10–9 – 7.69 × 10–9 + 8.6 × 10–9 = 13.4 × 10–9

NewtS_DR = tENC(NEW)/2 – tENCH + tS_DR (i.e., for 40 MSPS: NewtS_DR(TYP) = 12.5

× 10–9 – 7.69 × 10–9 + 5.5 × 10–9 = 10.3 × 10–9.

Specifications subject to change without notice.

AD6644ST/PCB 데이터시트(PDF) 4 Page - Analog Devices

AD6644ST/PCB 데이터시트(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

데이터시트 다운로드

링크 URL