전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7707 데이터시트(PDF) 18 Page - Analog Devices

부품명 AD7707
상세설명  3 V/5 V, -10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7707 데이터시트(HTML) 18 Page - Analog Devices

Back Button AD7707 Datasheet HTML 14Page - Analog Devices AD7707 Datasheet HTML 15Page - Analog Devices AD7707 Datasheet HTML 16Page - Analog Devices AD7707 Datasheet HTML 17Page - Analog Devices AD7707 Datasheet HTML 18Page - Analog Devices AD7707 Datasheet HTML 19Page - Analog Devices AD7707 Datasheet HTML 20Page - Analog Devices AD7707 Datasheet HTML 21Page - Analog Devices AD7707 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 40 page
background image
REV. A
AD7707
–18–
CALIBRATION SEQUENCES
The AD7707 contains a number of calibration options as previously outlined. Table XV summarizes the calibration types, the opera-
tions involved and the duration of the operations. There are two methods of determining the end of calibration. The first is to moni-
tor when DRDY returns low at the end of the sequence. DRDY not only indicates when the sequence is complete, but also that the
part has a valid new sample in its data register. This valid new sample is the result of a normal conversion which follows the calibra-
tion sequence. The second method of determining when calibration is complete is to monitor the MD1 and MD0 bits of the Setup
Register. When these bits return to 0 (0 following a calibration command), it indicates that the calibration sequence is complete.
This method does not give any indication of there being a valid new result in the data register. However, it gives an earlier indication
than DRDY that calibration is complete. The duration to when the Mode Bits (MD1 and MD0) return to 0 00 represents the dura-
tion of the calibration carried out). The sequence to when DRDY goes low also includes a normal conversion and a pipeline delay,
tP, to correctly scale the results of this first conversion. tP will never exceed 2000 × tCLKIN. The time for both methods is given in the
table.
Table XV. Calibration Sequences
Calibration Type
MD1, MD0
Calibration Sequence
Duration to Mode Bits
Duration to
DRDY
DRDY
DRDY
DRDY
DRDY
Self-Calibration
0, 1
Internal ZS Cal @ Selected Gain +
6
× 1/Output Rate
9
× 1/Output Rate + t
P
Internal FS Cal @ Selected Gain
ZS System Calibration
1, 0
ZS Cal on AIN @ Selected Gain
3
× 1/Output Rate
4
× 1/Output Rate + t
P
FS System Calibration
1, 1
FS Cal on AIN @ Selected Gain
3
× 1/Output Rate
4
× 1/Output Rate + t
P



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com