| 전자부품 데이터시트 검색엔진 |
|
MIPSZ2012D1R0 데이터시트(PDF) 2 Page - Panasonic Semiconductor |
|
|
|||||||||||||||||||||||||||||
MIPSZ2012D1R0 데이터시트(HTML) 2 Page - Panasonic Semiconductor |
|
2 / 17 page ![]() AN30180A 2 Ver. AEB ABSOLUTE MAXIMUM RATINGS *1 *3 V – 0.3 to (VIN + 0.3) LX Output Voltage Range *1 *3 V – 0.3 to (VIN + 0.3) FB,EN,CTL1,CTL2 Input Voltage Range - kV 2 HBM (Human Body Model) *2 °C – 40 to + 150 Tj Operating junction temperature ESD *2 °C – 55 to + 150 Tstg Storage temperature Notes Unit Rating Symbol Parameter *2 °C – 30 to + 85 Topr Operating free-air temperature *1 *3 V 6.0 VIN Supply voltage Notes) Do not apply external currents and voltages to any pin not specifically mentioned. This product may sustain permanent damage if subjected to conditions higher than the above stated absolute maximum rating. This rating is the maximum rating and device operating at this range is not guaranteeable as it is higher than our stated recommended operating range. When subjected under the absolute maximum rating for a long time, the reliability of the product may be affected. *1:The values under the condition not exceeding the above absolute maximum ratings and the power dissipation. *2:Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for Ta = 25 °C. *3:V IN is voltage for AVIN, PVIN. AVIN = PVIN,(VIN + 0.3) V must not be exceeded 6 V. POWER DISSIPATION RATING *1 Notes 0.148 W 0.286 W 436 °C /W 9pin Wafer level chip size package (WLCSP Type) PD(Ta=85 °C) PD(Ta=25 °C) θ JA PACKAGE Note). For the actual usage, please refer to the PD-Ta characteristics diagram in the package specification, follow the power supply voltage, load and ambient temperature conditions to ensure that there is enough margin and the thermal design does not exceed the allowable value. *1:Glass Epoxy Substrate(4 Layers) [Glass-Epoxy: 50 X 50 X 0.8t(mm)] Die Pad Exposed , Soldered. CAUTION Although this has limited built-in ESD protection circuit, but permanent damage may occur on it. Therefore, proper ESD precautions are recommended to avoid electrostatic damage to the MOS gates |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |