AD9200ARSRL datasheet(6/24 Pages) AD

6 / 24 page

AD9200

–6–

REV. E

DEFINITIONS OF SPECIFICATIONS

Integral Nonlinearity (INL)

Integral nonlinearity refers to the deviation of each individual

code from a line drawn from “zero” through “full scale”. The

point used as “zero” occurs 1/2 LSB before the first code transi-

tion. “Full scale” is defined as a level 1 1/2 LSB beyond the last

code transition. The deviation is measured from the center of

each particular code to the true straight line.

Differential Nonlinearity (DNL, No Missing Codes)

An ideal ADC exhibits code transitions that are exactly 1 LSB

apart. DNL is the deviation from this ideal value. It is often

specified in terms of the resolution for which no missing codes

(NMC) are guaranteed.

Typical Characterization Curves

CODE OFFSET

1.0

0.5

–1.0

1024

128

256

384

512

640

768

896

–0.5

Figure 3. Typical DNL

CODE OFFSET

1.0

0.5

–1.0

1024

128

256

384

512

640

768

896

–0.5

Figure 4. Typical INL

Offset Error

The first transition should occur at a level 1 LSB above “zero.”

Offset is defined as the deviation of the actual first code transi-

tion from that point.

Gain Error

The first code transition should occur for an analog value 1 LSB

above nominal negative full scale. The last transition should

occur for an analog value 1 LSB below the nominal positive full

scale. Gain error is the deviation of the actual difference be-

tween first and last code transitions and the ideal difference

between the first and last code transitions.

Pipeline Delay (Latency)

The number of clock cycles between conversion initiation and

the associated output data being made available. New output

data is provided every rising edge.

INPUT FREQUENCY – Hz

1.00E+05

1.00E+08

1.00E+06

1.00E+07

–0.5 AMPLITUDE

–6.0 AMPLITUDE

–20.0 AMPLITUDE

Figure 5. SNR vs. Input Frequency

1.00E+05

1.00E+08

1.00E+06

1.00E+07

–0.5 AMPLITUDE

–6.0 AMPLITUDE

–20.0 AMPLITUDE

INPUT FREQUENCY – Hz

Figure 6. SINAD vs. Input Frequency

(AVDD = +3 V, DRVDD = +3 V, FS = 20 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input

Span from 0.5 V to 2.5 V, External Reference, unless otherwise noted)

AD9200ARSRL 데이터시트(PDF) 6 Page - Analog Devices

AD9200ARSRL 데이터시트(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

데이터시트 다운로드

링크 URL