| 전자부품 데이터시트 검색엔진 |
|
AD9740 데이터시트(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9740 데이터시트(HTML) 4 Page - Analog Devices |
|
4 / 20 page ![]() REV. 0 –4– AD9740 ORDERING GUIDE Temperature Package Package Model Range Description Options * AD9740AR –40 °C to +85°C 28-Lead 300 Mil SOIC R-28 AD9740ARU –40 °C to +85°C 28-Lead TSSOP RU-28 AD9740-EB Evaluation Board *R = Small Outline IC; RU = Thin Shrink Small Outline Package THERMAL CHARACTERISTICS Thermal Resistance 28-Lead 300-Mil SOIC JA= 71.4°C/W 28-Lead TSSOP JA= 97.9°C/W CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9740 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. WARNING! ESD SENSITIVE DEVICE ABSOLUTE MAXIMUM RATINGS * With Parameter Respect to Min Max Unit AVDD ACOM –0.3 +3.9 V DVDD DCOM –0.3 +3.9 V ACOM DCOM –0.3 +0.3 V AVDD DVDD –3.9 +3.9 V CLOCK, SLEEP DCOM –0.3 DVDD + 0.3 V Digital Inputs DCOM –0.3 DVDD + 0.3 V IOUTA, IOUTB ACOM –1.0 AVDD + 0.3 V REFIO, REFLO, FSADJ ACOM –0.3 AVDD + 0.3 V Junction Temperature 150 °C Storage Temperature –65 +150 °C Lead Temperature (10 sec) 300 °C *Stresses above those listed under Absolute Maximum Ratings may cause perma- nent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability. DIGITAL SPECIFICATIONS Parameter Min Typ Max Unit DIGITAL INPUTS Logic “1” Voltage 2.1 3 V Logic “0” Voltage 0 0.9 V Logic “1” Current –10 +10 µA Logic “0” Current –10 +10 µA Input Capacitance 5 pF Input Setup Time (tS) 2.0 ns Input Hold Time (tH) 1.5 ns Latch Pulsewidth (tLPW) 1.5 ns (TMIN to TMAX, AVDD = 3.3 V, DVDD = 3.3 V, IOUTFS = 20 mA, unless otherwise noted.) 0.1% 0.1% tS tH tLPW t PD t ST DB0–DB11 CLOCK IOUTA OR IOUTB Figure 1. Timing Diagram |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |