전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD9840 데이터시트(PDF) 6 Page - Analog Devices

부품명 AD9840
상세설명  Complete 10-Bit 40 MSPS CCD Signal Processor
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9840 데이터시트(HTML) 6 Page - Analog Devices

Back Button AD9840 Datasheet HTML 2Page - Analog Devices AD9840 Datasheet HTML 3Page - Analog Devices AD9840 Datasheet HTML 4Page - Analog Devices AD9840 Datasheet HTML 5Page - Analog Devices AD9840 Datasheet HTML 6Page - Analog Devices AD9840 Datasheet HTML 7Page - Analog Devices AD9840 Datasheet HTML 8Page - Analog Devices AD9840 Datasheet HTML 9Page - Analog Devices AD9840 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
AD9840A
–6–
REV. 0
PIN CONFIGURATION
36
35
34
33
32
31
30
29
28
27
26
25
13 14 15 16 17 18 19 20 21 22 23 24
1
2
3
4
5
6
7
8
9
10
11
12
48 47 46 45 44
39 38 37
43 42 41 40
PIN 1
IDENTIFIER
TOP VIEW
(Not to Scale)
AUX1IN
AVSS
AUX2IN
AVDD2
BYP4
NC
CCDIN
DRVSS
DRVSS
(LSB) D0
D1
D2
NC = NO CONNECT
D3
D4
D5
D6
BYP2
BYP1
AVDD1
AVSS
AD9840A
D7
AVSS
D8
(MSB) D9
PIN FUNCTION DESCRIPTIONS
Pin Number
Name
Type
Description
1, 2
DRVSS
P
Digital Driver Ground
3–12
D0–D9
DO
Digital Data Outputs
13
DRVDD
P
Digital Output Driver Supply
14
DRVSS
P
Digital Output Driver Ground
15, 18, 24, 41
DVSS
P
Digital Ground
16
DATACLK
DI
Digital Data Output Latch Clock
17
DVDD1
P
Digital Supply
19
PBLK
DI
Preblanking Clock Input
20
CLPOB
DI
Black Level Clamp Clock Input
21
SHP
DI
CDS Sampling Clock for CCD’s Reference Level
22
SHD
DI
CDS Sampling Clock for CCD’s Data Level
23
CLPDM
DI
Input Clamp Clock Input
25, 26, 35
AVSS
P
Analog Ground
27
AVDD1
P
Analog Supply
28
BYP1
AO
Internal Bias Level. Decoupling
29
BYP2
AO
Internal Bias Level Decoupling
30
CCDIN
AI
Analog Input for CCD Signal
31
NC
NC
Leave Floating or Decouple to Ground with 0.1
F
32
BYP4
AO
Internal Bias Level Decoupling
33
AVDD2
P
Analog Supply
34
AUX2IN
AI
Analog Input
36
AUX1IN
AI
Analog Input
37
CML
AO
Internal Bias Level Decoupling
38
VRT
AO
A/D Converter Top Reference Voltage Decoupling
39
VRB
AO
A/D Converter Bottom Reference Voltage Decoupling
40
DVDD2
P
Digital Supply
42
THREE-STATE
DI
Digital Output Disable. Active High
43
NC
NC
May be tied High or Low. Should not be left floating.
44
STBY
DI
Standby Mode, Active High. Same as Serial Interface Standby Mode
45
NC
NC
Internally Not Connected. May be tied high or low
46
SL
DI
Serial Digital Interface Load Pulse
47
SDATA
DI
Serial Digital Interface Data
48
SCK
DI
Serial Digital Interface Clock
TYPE: AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output, P = Power.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com