전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

KTPF0100UG 데이터시트(PDF) 34 Page - Freescale Semiconductor, Inc

부품명 KTPF0100UG
상세설명  Featuring the MMPF0100 14-Channel Configurable PMIC
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

KTPF0100UG 데이터시트(HTML) 34 Page - Freescale Semiconductor, Inc

Back Button KTPF0100UG Datasheet HTML 30Page - Freescale Semiconductor, Inc KTPF0100UG Datasheet HTML 31Page - Freescale Semiconductor, Inc KTPF0100UG Datasheet HTML 32Page - Freescale Semiconductor, Inc KTPF0100UG Datasheet HTML 33Page - Freescale Semiconductor, Inc KTPF0100UG Datasheet HTML 34Page - Freescale Semiconductor, Inc KTPF0100UG Datasheet HTML 35Page - Freescale Semiconductor, Inc KTPF0100UG Datasheet HTML 36Page - Freescale Semiconductor, Inc KTPF0100UG Datasheet HTML 37Page - Freescale Semiconductor, Inc KTPF0100UG Datasheet HTML 38Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 74 page
background image
KTPF0100UG, Rev. 2.0
34
Freescale Semiconductor
Graphical User Interface Description
Linear regulators can be programmed using the LINEAR sub-tab. It enables the user to control the output voltage
and the start-up sequence of the regulators as well as to choose between the standby and low power mode.
Figure 30. LDO Regulators Tab
The Interrupts tab provides user access to the four interrupt registers in PF0100 functional register map. The user
can choose to read the interrupts by pressing on the “Read Interrupt x” button.
Each interrupt is latched so that even if the interrupt source becomes inactive, the interrupt will remain set until
cleared. Each interrupt can be cleared by writing a "1" to the appropriate bit in the Interrupt Status register; this will
also cause the INTB pin to go high.
Each interrupt can be masked by setting the corresponding mask bit to a 1. As a result, when a masked interrupt
bit goes high, the INTB pin will not go low. A masked interrupt can still be read from the Interrupt Status register.
The sense registers contain status and input sense bits so the system processor can poll the current state of
interrupt sources. They are read only, and neither latched nor clearable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com