| 전자부품 데이터시트 검색엔진 |
|
PCF8523T/1 데이터시트(PDF) 53 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8523T/1 데이터시트(HTML) 53 Page - NXP Semiconductors |
|
53 / 75 page ![]() PCF8523 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 — 5 July 2012 53 of 74 NXP Semiconductors PCF8523 Real-Time Clock (RTC) and calendar 13. Application information Fig 35. I2C-bus timing diagram; rise and fall times refer to 30 % and 70 % SCL SDA tHD;STA tSU;DAT tHD;DAT tf tBUF tSU;STA tLOW tHIGH tVD;ACK 013aaa417 tSU;STO protocol START condition (S) bit 7 MSB (A7) bit 6 (A6) bit 0 (R/W) acknowledge (A) STOP condition (P) 1/fSCL tr tVD;DAT R1 and C1 are recommended to limit the Slew Rate (SR, see Table 48) of VDD. If VDD drops too fast, the internal supply switch to the battery is not guaranteed. Fig 36. Application diagram 013aaa341 PCF8523 OSCI OSCO INT1/ CLKOUT SCL SDA VDD VSS MASTER TRANSMITTER RECEIVER SCL SDA VDD VSS VBAT CLKOUT INT2 VDD RR R: pull-up resistor R = Cb R1 C1 tr |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |