| 전자부품 데이터시트 검색엔진 |
|
TPD5S115YFFR 데이터시트(PDF) 2 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TPD5S115YFFR 데이터시트(HTML) 2 Page - Texas Instruments |
|
2 / 23 page ![]() TPD4E05U06 TPD4E05U06 TPD5S115 SLVSBL2B – OCTOBER 2012 – REVISED MARCH 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. ORDERING INFORMATION TA PACKAGE(1)(2) ORDERABLE PART TOP-SIDE NUMBER MARKING –40°C to 85°C YFF Tape and reel TPD5S115YFFR RE115 (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging. (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com. SYSTEM LEVEL BLOCK DIAGRAM Figure 1. Application Schematics for HDMI Controllers with one GPIO for HDMI Interface Control Some HDMI controllers may have only one GPIO to control the HDMI interface. Refer to Figure 1, HDMI Driver Chip is controlling the TPD5S115 via only one control line (EN). In this mode the HPD_A to LS_OE pin are connected shown in the above oval dotted line. 2 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated Product Folder Links: TPD5S115 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |